

# F6931

Dual-Channel Low Noise Amplifier 10.7GHz – 12.75GHz

## Description

The F6931 is an ultra-low power consumption, dual-channel, silicon on insulator (SOI) low noise amplifier (LNA) RFIC designed for application in Ku-Band SATCOM planar phased array antennas. The exceptional combination of low power consumption, low noise, high gain, and compact size, maximizes the antenna array G/T while minimizing overall system power dissipation.

The F6931 includes two LNA channels in a compact 23-pin, 0.5mm pitch BGA package. All inputs and outputs are single-ended and 50Ω matched for ease of integration on to phased array antenna panels.

## Features

- Frequency: 10.7GHz – 12.75GHz
- Gain: 24dB
- Noise Figure: 1.1dB
- Output P1dB: -1dBm
- Power consumption: 11.4mW/ch
- Supply voltage: 1.2V nominal
- Compact size for planar integration on  $\lambda/2$  grid
- $2.7 \times 2.7 \times 0.9$  mm, 23-BGA
- -40°C to +85°C ambient operating temperature range

## Applications

- Electronically Steered Phased Array Antennas (ESAs)
- Aerospace, Maritime, and Satcom-on-the-move (SOTM)
- Ku-Band SATCOM Terminals
- Communication and Radar Systems




Figure 1. Block Diagram

## Contents

|                                             |           |
|---------------------------------------------|-----------|
| <b>1. Pin Information .....</b>             | <b>3</b>  |
| 1.1 Pin Assignments .....                   | 3         |
| 1.2 Pin Descriptions.....                   | 3         |
| <b>2. Specifications .....</b>              | <b>4</b>  |
| 2.1 Absolute Maximum Ratings .....          | 4         |
| 2.2 Recommended Operating Conditions.....   | 4         |
| 2.3 Thermal Specifications .....            | 4         |
| 2.4 Electrical Specifications .....         | 5         |
| 2.4.1 DC Electrical Specifications.....     | 5         |
| 2.4.2 RF Electrical Specifications.....     | 5         |
| <b>3. Typical Application Circuit .....</b> | <b>6</b>  |
| <b>4. Typical Performance Graphs.....</b>   | <b>7</b>  |
| <b>5. Evaluation Board .....</b>            | <b>10</b> |
| 5.1 Evaluation Board Photos .....           | 10        |
| 5.2 Evaluation Board Schematic.....         | 11        |
| <b>6. Package Outline Drawings.....</b>     | <b>12</b> |
| <b>7. Marking Diagram .....</b>             | <b>12</b> |
| <b>8. Ordering Information.....</b>         | <b>12</b> |
| <b>9. Revision History .....</b>            | <b>12</b> |

## Figures

|                                                         |    |
|---------------------------------------------------------|----|
| Figure 1. Block Diagram .....                           | 1  |
| Figure 2. Pin Assignments – Top View.....               | 3  |
| Figure 3. Typical Application Circuits.....             | 6  |
| Figure 4. Gain.....                                     | 7  |
| Figure 5. Noise Figure .....                            | 7  |
| Figure 6. Input Match.....                              | 7  |
| Figure 7. Output Match.....                             | 7  |
| Figure 8. Output 1dB Compression .....                  | 7  |
| Figure 9. Output 3 <sup>rd</sup> Order Intercept .....  | 7  |
| Figure 10. Reverse Isolation.....                       | 8  |
| Figure 11. Supply Current, Per Channel.....             | 8  |
| Figure 12. I <sub>REF</sub> Pin Voltage vs Current..... | 8  |
| Figure 13. Gain vs Bias .....                           | 8  |
| Figure 14. NF vs Bias .....                             | 8  |
| Figure 15. Supply Current vs Bias, Per Channel .....    | 8  |
| Figure 16. Channel-Channel Isolation .....              | 9  |
| Figure 17. Evaluation Board – Top View .....            | 10 |
| Figure 18. Evaluation Board – Bottom View .....         | 10 |
| Figure 19. Evaluation Board – Schematic .....           | 11 |

# 1. Pin Information

## 1.1 Pin Assignments




Figure 2. Pin Assignments – Top View

## 1.2 Pin Descriptions

| Pin Number                                                 | Name | Type   | I/O    | Description                                                                                                                                                                                             |
|------------------------------------------------------------|------|--------|--------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| A1, A2, A5, B3, B4, C1, C2, C3, C4, C5, D3, D4, E1, E2, E5 | GND  | Ground | -      | DC and RF ground.                                                                                                                                                                                       |
| A3                                                         | VDD1 | Power  | Input  | Positive supply voltage input for channel 1. Channel 2 must also be enabled by powering VDD2 for channel 1 to be operable.                                                                              |
| E3                                                         | VDD2 | Power  | Input  | Positive supply voltage input for channel 2. For single channel operation of channel 2, channel 1 must be disabled by either floating or grounding VDD1.                                                |
| A4, E4                                                     | IREF | Power  | Input  | Reference bias current input, tied to a common node shared by channels 1 and 2. Connect directly to a current source, voltage source through a resistor, or to the IBx pin of the F612x beamforming IC. |
| B1                                                         | RFI1 | Analog | Input  | Channel 1 RF input port.                                                                                                                                                                                |
| D1                                                         | RFI2 | Analog | Input  | Channel 2 RF input port.                                                                                                                                                                                |
| B5                                                         | RFO1 | Analog | Output | Channel 1 RF output port.                                                                                                                                                                               |
| D5                                                         | RFO2 | Analog | Output | Channel 2 RF output port.                                                                                                                                                                               |

## 2. Specifications

### 2.1 Absolute Maximum Ratings

**Caution:** Exposure of the device to parameter values outside of the range listed below may reduce the operating lifetime and adversely and permanently alter the device characteristics. Furthermore, functional operation at or near absolute maximum ratings is not implied.

| Parameter                                              | Symbol                 | Conditions                                              | Minimum | Maximum | Unit         |
|--------------------------------------------------------|------------------------|---------------------------------------------------------|---------|---------|--------------|
| Supply Voltage                                         | $V_{DD1}$<br>$V_{DD2}$ | -                                                       | -0.3    | 1.4     | V            |
| IREF Pin Input Current                                 | $I_{REF}$              | -                                                       | 0       | 50      | $\mu$ A      |
| IREF Pin Voltage                                       | $V_{REF}$              | -                                                       | 0       | 0.75    | V            |
| RF Input Power                                         | $P_{IN}$               | VSWR $\leq$ 2.1. 30s CW                                 | -       | 0       | dBm          |
| Junction Temperature                                   | $T_J$                  | -                                                       | -       | 125     | $^{\circ}$ C |
| Lead Temperature (soldering)                           | $T_{LEAD}$             | Not to exceed 30s at maximum temperature per J-STD-020E | -       | 260     | $^{\circ}$ C |
| Human Body Model, VHBM<br>(Tested per JS-001-2012)     | -                      | -                                                       | -       | 1000    | V            |
| Charged Device Model, VCDM<br>(Tested per JESD22-C101) | -                      | -                                                       | -       | 75      | V            |

### 2.2 Recommended Operating Conditions

| Parameter              | Symbol                 | Minimum | Typical | Maximum | Unit         |
|------------------------|------------------------|---------|---------|---------|--------------|
| RF Frequency Range     | $f_{RF}$               | 10.7    | -       | 12.75   | GHz          |
| Power Supply Voltage   | $V_{DD1}$<br>$V_{DD2}$ | 1.1     | 1.2     | 1.3     | V            |
| Reference Bias Current | $I_{REF}$              | 10      | 20      | 30      | $\mu$ A      |
| Ambient Temperature    | $T_A$                  | -40     | -       | 85      | $^{\circ}$ C |
| RF Pin Load Impedance  | $Z_{RF}$               | -       | 50      | -       | $\Omega$     |

### 2.3 Thermal Specifications

| Parameter                              | Symbol        | Value       | Unit           |
|----------------------------------------|---------------|-------------|----------------|
| Theta JB. Junction to board.           | $\theta_{JB}$ | 14          | $^{\circ}$ C/W |
| Theta JC. Junction to case. (case top) | $\theta_{JC}$ | 108         | $^{\circ}$ C/W |
| Theta JA. Junction to ambient.         | $\theta_{JA}$ | 47          | $^{\circ}$ C/W |
| Storage Temperature                    | $T_{STOR}$    | -40 to +150 | $^{\circ}$ C   |

## 2.4 Electrical Specifications

### 2.4.1 DC Electrical Specifications

$V_{DD} = 1.2V$ ,  $T_A = 25^\circ C$ , unless otherwise specified.

| Parameter                                 | Symbol         | Conditions                               | Minimum | Typical | Maximum | Unit |
|-------------------------------------------|----------------|------------------------------------------|---------|---------|---------|------|
| Supply Current, Per Channel               | $I_{DD}$       | $I_{REF} = 20\mu A$ , $T_A = 25^\circ C$ | -       | 9.5     | 11.6    | mA   |
|                                           |                | $I_{REF} = 20\mu A$ , $T_A = 85^\circ C$ | -       | 10.1    | -       | mA   |
| Supply Current, Idle-state <sup>[1]</sup> | $I_{DD\_IDLE}$ | $I_{REF} = 0\mu A$                       | -       | 2       | -       | mA   |

1.  $I_{REF}$  pin may be grounded or left floating for idle state.

### 2.4.2 RF Electrical Specifications

$V_{DD} = 1.2V$ ,  $I_{REF} = 20\mu A$ ,  $T_A = 25^\circ C$ ,  $Z_S = Z_L = 50\Omega$ ,  $f_{RF} = 10.7 - 12.75$  GHz., unless otherwise specified.

| Parameter                                    | Symbol          | Condition                              | Minimum | Typical | Maximum | Unit |
|----------------------------------------------|-----------------|----------------------------------------|---------|---------|---------|------|
| Gain                                         | G               | $T_A = 25^\circ C$                     | 20      | 24      | -       | dB   |
|                                              |                 | $T_A = 85^\circ C$                     | -       | 23      | -       | dB   |
| Gain Flatness vs. Frequency                  | $G_{VAR\_FREQ}$ | $f_{RF} = 10.7$ to $12.75$ GHz         | -       | 1.7     | -       | dB   |
|                                              |                 | Within any 250MHz                      | -       | 0.3     | -       | dB   |
| Noise Figure                                 | NF              | $T_A = 25^\circ C$                     | -       | 1.1     | -       | dB   |
|                                              |                 | $T_A = 85^\circ C$                     | -       | 1.8     | -       | dB   |
| Output 1dB Compression Point                 | OP1dB           | -                                      | -       | -1      | -       | dBm  |
| Output 3 <sup>rd</sup> Order Intercept Point | OIP3            | Pin = -35 dBm/tone, $\Delta f = 1$ MHz | -       | 8       | -       | dBm  |
| Input Return Loss                            | IRL             | -                                      | -       | 10      | -       | dB   |
| Output Return Loss                           | ORL             | -                                      | -       | 12      | -       | dB   |
| Reverse Isolation                            | ISO             | -                                      | -       | 48      | -       | dB   |
| Channel-to-Channel Isolation                 | $ISO_{CH-CH}$   | -                                      | -       | 41      | -       | dB   |

### 3. Typical Application Circuit

Figure 3 shows two typical application circuits for biasing the F6931 supplying  $V_{DD1}$  and  $V_{DD2}$  from a single common  $V_{DD}$  supply.

The top circuit uses a voltage source  $V_{REF}$  to supply the bias reference current  $I_{REF}$  through an external resistor  $R_{REF}$ .  $V_{REF}$  should be set to achieve the recommended  $I_{REF}$  bias currents per the indicated formula.

For  $V_{REF} = 1.2V$ , a value of  $R_{REF} = 34k\Omega$  will produce the recommended typical  $I_{REF}$  bias condition.

The bottom circuit uses the programmable IDAC of the Renesas F612X beamforming IC to provide the reference current directly to the F6931.




Figure 3. Typical Application Circuits

## 4. Typical Performance Graphs

$V_{DD} = 1.2V$ ,  $I_{REF} = 20\mu A$ ,  $T_A = 25^\circ C$ ,  $Z_S = Z_L = 50\Omega$ ,  $f_{RF} = 11.7GHz$  unless otherwise stated.




Figure 4. Gain




Figure 5. Noise Figure




Figure 6. Input Match




Figure 7. Output Match




Figure 8. Output 1dB Compression




Figure 9. Output 3<sup>rd</sup> Order Intercept




Figure 10. Reverse Isolation




Figure 11. Supply Current, Per Channel




Figure 12. IREF Pin Voltage vs Current




Figure 13. Gain vs Bias




Figure 14. NF vs Bias




Figure 15. Supply Current vs Bias, Per Channel




Figure 16. Channel-Channel Isolation

## 5. Evaluation Board

### 5.1 Evaluation Board Photos




Figure 17. Evaluation Board – Top View




Figure 18. Evaluation Board – Bottom View

## 5.2 Evaluation Board Schematic




Figure 19. Evaluation Board – Schematic

Table 1. Bill of Materials (BOM)


| Part Reference        | QTY | Description                                               | Part Number     | Manufacturer         |
|-----------------------|-----|-----------------------------------------------------------|-----------------|----------------------|
| C1, C2                | 2   | 33pF $\pm 5\%$ , 50V, C0G Ceramic Capacitor (0402)        | GRM1555C1H330J  | Murata               |
| C3, C4                | 2   | 1 $\mu$ F $\pm 10\%$ , 16V, X6S Ceramic Capacitor (0402)  | GRM155C81C105K  | Murata               |
| C7                    | 1   | 10 $\mu$ F $\pm 20\%$ , 16V, X6S Ceramic Capacitor (0603) | GRM188C81C106M  | Murata               |
| R1, R2                | 2   | 34k $\Omega$ $\pm 1\%$ , 1/16W, Resistor (0402)           | RC0402FR-0734KL | Yageo                |
| R3, R4 <sup>[1]</sup> | 2   | 0 $\Omega$ Resistors (0402)                               | ERJ-2GE0R00X    | Panasonic            |
| J5–J8                 | 4   | Edge Launch 2.92mm 40GHz                                  | ELF-40-002      | Signal Microwave     |
| J9, J10               | 2   | DNI                                                       | DNI             | DNI                  |
| J11                   | 1   | Conn Header R/A 2POS 2.54mm                               | 1718571002      | Molex                |
| TP1, TP2, TP3, TP4    | 4   | Test Point Yellow                                         | 5004            | Keystone Electronics |
| U1                    | 1   | Dual-Channel Low Noise Amplifier 10.7GHZ to 12.75GHz      | F6931           | Renesas              |

1. For single channel operation of Ch2, remove R4 to disconnect VDD1 from the VDD supply pin.

## 6. Package Outline Drawings

The package outline drawings are located at the end of this document and are accessible from the Renesas website. The package information is the most current data available and is subject to change without revision of this document.

## 7. Marking Diagram



- Lines 1 and 2: part number
- Line 3:
  - “\$” is the mark location code
  - “Y” is the last digit of the assembly year
  - “WW” is the assembly workweek
  - “\*\*” is the lot sequential code

## 8. Ordering Information

| Part Number      | Package Description                         | MSL Rating | Carrier Type | Temperature Range |
|------------------|---------------------------------------------|------------|--------------|-------------------|
| RA81F6931GBX#BC0 | 2.7 × 2.7 × 0.9 mm <a href="#">23-FCCSP</a> | 3          | Tray         | -40°C to +85°C    |
| RA81F6931GBX#HC0 |                                             | 3          | Reel         |                   |
| RTKA81F6931000RU | F6931 Evaluation Board                      |            |              |                   |

## 9. Revision History

| Revision | Date         | Description                                                                                                                                                                         |
|----------|--------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 1.02     | Nov 14, 2024 | Updated Applications section on page 1.                                                                                                                                             |
| 1.01     | Sep 18, 2024 | <ul style="list-style-type: none"> <li>▪ Updated VDD1 and VDD2 pin descriptions in section 1.2.</li> <li>▪ Added EVB BOM note about single channel operation in Table 1.</li> </ul> |
| 1.00     | Jan 22, 2024 | Initial release.                                                                                                                                                                    |