RENESAS

F5701

24.25GHz to 29.5GHz RF, 2.5GHz to 6GHz IF Upconverter/Downconverter

The F5701 evaluation kit (EVK) is designed to help users evaluate the F5701 RF upconverter/ downconverter device. This document provides the necessary information and a brief overview of the associated control software Graphical User Interface (GUI). Renesas recommends that you review the corresponding device datasheets and use them as a reference to supplement the information provided in this document.

Evaluation Kit Contents

- F5701 evaluation board (Figure 1, item 1)
- FT2232HL interface board (Figure 1, item 2)
- USB-to-Micro USB cable (Figure 1, item 3)
- 16-pin supply cable (Figure 1, item 4)

Features

- RF range: 24.25GHz to 29.5GHz (n257/n258)
- IF range: 2.5GHz to 6GHz
- Two integrated LO frequency doublers
- Analog supply voltage: +2.4V to +2.6V
- Dedicated PA supply voltage: selectable between +2.4V to +2.6V and +3.0V to +3.3V







Figure 1. Evaluation Kit Contents

Contents

| 1. | Hard | Iware Ov | verview | 4 | | | | | |
|----|--------------|-----------------------------------|-----------------------------------|----|--|--|--|--|--|
| | 1.1 | Evalua | ation Board | 4 | | | | | |
| | 1.2 | THRU | Reference Fixture | 5 | | | | | |
| | 1.3 | FT223 | 2HL Digital Interface Board | 6 | | | | | |
| 2. | Quic | k Start . | | 6 | | | | | |
| | 2.1 | Requir | red or Recommended Test Equipment | 6 | | | | | |
| | 2.2 | Compu | uter Requirements and Setup | 6 | | | | | |
| | | 2.2.1 | Computer Requirements | 6 | | | | | |
| | | 2.2.2 | Software Installation and Setup | 6 | | | | | |
| | 2.3 | EVB H | lardware Setup | 7 | | | | | |
| | 2.4 | 2.4 Software Start-up and Presets | | | | | | | |
| 3. | Board Design | | | | | | | | |
| | 3.1 | | | | | | | | |
| | 3.2 | Bill of M | Materials (BOM) | 24 | | | | | |
| 4. | Orde | ering Inf | formation | 25 | | | | | |
| 5. | Revi | sion His | story | 25 | | | | | |

Figures

| Figure 1. Evaluation Kit Contents | 1 |
|--|----|
| Figure 2. F5701 Evaluation Board Ports and Connectors | 4 |
| Figure 3. FT2232HL Digital Interface Board – Top (left) and Bottom (right) | 6 |
| Figure 4. F5701 EVB Hardware Setup | 7 |
| Figure 5. Application Control Panel at Start-up | 8 |
| Figure 6. Pop-up Window to Program Default Values | 9 |
| Figure 7. BitField Log and Register Log Panels | 9 |
| Figure 8. File Menu | 10 |
| Figure 9. Control Menu | 10 |
| Figure 10. Presets Menu | 11 |
| Figure 11. Chip ID Panel | 12 |
| Figure 12. Configuration Panel | 12 |
| Figure 13. Master Bias Panel | 13 |
| Figure 14. BIST Panel | 13 |
| Figure 15. Transmit: Enable / Warmup Panel | 14 |
| Figure 16. Transmit: VGA / Front End Panel | 15 |
| Figure 17. Receive: Enable / Warmup Panel | 15 |
| Figure 18. Receive: VGA / Front End Panel | 16 |
| Figure 19. Sensor: Macros Panel | 17 |
| Figure 20. Gain LUT: SRAM LUT Entry Select | 18 |
| Figure 21. Gain LUT: LUT Editor | 18 |
| Figure 22. Gain LUT: Direct LUT Entry Select | 19 |
| Figure 23. Gain LUT: LUT Register | 19 |
| Figure 24. Register RW Panel | 20 |



| Figure 25. F5701 Evaluation Board Image (Top) | 21 |
|--|----|
| Figure 26. F5701 Evaluation Board Schematic – Part 1 | 22 |
| Figure 27. F5701 Evaluation Board Schematic – Part 2 | 23 |

Tables

| Table 1. Connector Descriptions | 4 |
|----------------------------------|---|
| Table 2. Selector Descriptions | 5 |
| Table 3. Test Point Descriptions | 5 |



1. Hardware Overview

1.1 Evaluation Board

Figure 2 identifies the locations of RF I/O ports, digital interface and power supply headers, and sensing test points.



Figure 2. F5701 Evaluation Board Ports and Connectors

| Connector | Description | | | | | | | |
|------------|---|---|--|--|--|--|--|--|
| J2 | Digital interface header (2 × 10) 1, 3, 5, 7 – No connection 2 – Instrument Trigger 4 – TRX control 6 – RESETB control 8 – STRB control 9, 11, 13, 15, 17, 19 – GND | 10, 20 – GND 12 – CSB control 14 – MISO control 16 – SCLK control 18 – MOSI control | | | | | | |
| J7 | TXIF port | | | | | | | |
| J ð | RFC port | | | | | | | |
| J10 | LO port | | | | | | | |
| J17 | RX2 port | | | | | | | |

F5701 Evaluation Kit Manual

| Connector | Description | | | | | | | |
|-----------|--|---|--|--|--|--|--|--|
| J19 | Digital interface header (2 × 4) 1 – ADD0 2 – ADD2 3 – ADD1 | 4 – No connection 5, 6 – GND 7, 8 – MISC_1.8V | | | | | | |
| J20 | 16-pin supply header 1, 3, 5, 7, 9, 11, 13, 15 – GND 2, 4, 6, 8, 10, 12 – VDD (Analog) 14, 16 – VDDPA | | | | | | | |
| J21 | RXIF port | | | | | | | |

Table 2. Selector Descriptions

| Selector Block | Description | Factory Setting |
|----------------|--|-----------------|
| J5 | 2-pin EFUSE header 1 – VDD_2V5 2 – VDD_EFUSE | Not connected |
| J8 | AOUT buffer VDD jumper 1 – GND 2 – OPA356 VDD pin (connect to J8.3 to power OPA356) 3 – VDD | Not connected |
| J16 | AOUT reference resistor connection jumper 1 – U6 Op-amp positive signal input 2 – R30 resistor to ground | Not connected |

Table 3. Test Point Descriptions

| Test Point | Description |
|------------|------------------|
| TP1, TP5 | GND test point |
| TP2 | VDD test point |
| TP3 | DVDD test point |
| TP4 | VDDPA test point |

1.2 THRU Reference Fixture

The THRU reference fixture (optional part of the evaluation kit) is used to generate test equipment de-embed files for removing the effects of the EVB RF traces and connectors. AFR (Automatic Fixture Removal) is a commercial product available from test and measurement suppliers to create the de-embed files (**.s2p**) using measurements from the THRU Reference Fixture traces (2x half-fixture lines). The THRU board is laid out symmetrically so that the AFR process can generate two half-fixture s-parameter files. The S-parameter de-embed files are available from the Renesas Application Support or your local field engineer. For information on purchasing the THRU Reference Fixture board in order to create your own de-embed files, contact the Renesas <u>Sales</u> department.

1.3 FT2232HL Digital Interface Board

The FT2232HL digital interface board connects your computer to the F5701 EVB through a USB-to-Micro USB cable.



Figure 3. FT2232HL Digital Interface Board – Top (left) and Bottom (right)

2. Quick Start

2.1 Required or Recommended Test Equipment

- Power supplies with banana jack outputs capable of at least 2.5V and 1000mA rating. It is recommended to
 use a 4-wire remote sensing power supply for V_{DD} and V_{DDPA} when making any measurements for correlation
 with datasheet parameters. Removing all voltage drops introduced by the conductors and connectors is critical
 to achieving the datasheet specified performance.
- Vector network analyzer capable of measuring up to 30GHz.

2.2 Computer Requirements and Setup

2.2.1 Computer Requirements

- Renesas F5701 Evaluation System Software installed
- USB 2.0 or 3.0 Interface
- Windows XP SP3 or later
- Processor: Minimum 1GHz
- Memory: Minimum 512MB; recommended 1GB
- Available hard disk space: Minimum 600MB (32-bit OS), 1.5GB (64-bit OS); recommended 1GB (32-bit OS), 2GB (64-bit OS)
- Internet access during installation if the .NET framework (4.6.1 or later) is not currently installed on the system

2.2.2 Software Installation and Setup

- 1. Download the Renesas F5701 Evaluation Software (EVS) from the F5701 <u>webpage</u>. Contact a Renesas field engineer if experiencing any difficulty with the download.
- 2. Launch the software installation application (setup.exe).

Note: Your account must have administrator privileges to complete the installation.

3. Follow the on-screen prompts to complete the installation.

2.3 EVB Hardware Setup

Connect the EVB as displayed in Figure 4 using the provided power supply cable and USB-to-Micro USB cable. The digital interface board can be attached directly to the F5701 EVB. The typical V_{DD} and V_{DDPA} power supplies are 2.5V. For details on other recommended power supply operating voltages, refer to the F5701 datasheet.



Figure 4. F5701 EVB Hardware Setup

2.4 Software Start-up and Presets

- Open the application through the Windows Start menu or click on the application icon if saved on the desktop. The application appears as shown in Figure 5. The USB Interface Serial Number (Figure 5, item 1) should be auto-detected if the FT2232HL digital interface board is connected and recognized.
- 2. Select write speed, read speed, and chip address (Figure 5, item 2), then select **Detect** (Figure 5, item 4) to start the communication with the device. The **Device Selection** drop-down menu (Figure 5, item 3) is automatically selected with the correct device variant (ZL or Y). A subsequent pop-up window will ask if the user would like to program the device with the recommended default values (Figure 6). Click Yes to program the default values or click *No* to reset the device.
- For each device variant, there are five recommended settings to choose from: H8 (5GHz IF / 28GHz RF), H6 (5GHz IF / 26GHz RF), H6H (5GHz IF / 26GHz RF, high linearity), L8 (3GHz IF / 28GHz RF), and L6 (3GHz IF / 26GHz RF). By default, H8 is initially selected and programmed. To program the device to other settings, use the **Device Selection** drop-down menu (Figure 5, item 3) and follow the pop-up window.
- 4. Users can also program the device with the recommended default values at any time afterward by clicking the *Program Defaults* button (Figure 5, item 8). After the programming, the GUI settings will be in sync with the hardware settings and the device can be controlled in real time.

- 5. Users can quickly enable/disable the master bias, enable/disable signal paths, set the device standby mode, switch between transmit and receive modes, and control the strobe pin by using the high-level chip control checkboxes at the bottom of the main panel (Figure 5, item 5).
- 6. To read all bitfield and register values at any given time, click the *Read Values* button (Figure 5, item 6) and the results will be displayed on both **BitField Log** and **Register Log** panels. To view the results, click on either **BitField Log** or **Register Log** panel tabs (Figure 5, item 10).

Important: The **Enable BitField Log** and **Enable Register Log** checkboxes (Figure 7, items 1 and 2) must be selected beforehand. The **BitField Log** and **Register Log** panels will also keep track of all the SPI write commands.



Figure 5. Application Control Panel at Start-up



Figure 6. Pop-up Window to Program Default Values

| Block Diagram Chi | p Configuration | Transmit Receive | e Sensor Gain LUT Bit | ield Log Reg | ister Log Register R | W | | Block Diagram C | hip Config | uration Tra | insmit Receive | Sensor Gain LUT | BitField Log Re | ister Log F | Register RW | | |
|-------------------|-----------------|-------------------|-----------------------|--------------|----------------------|-----------------------|----------|-----------------|------------|-------------|----------------|-----------------|-----------------|-------------|-------------|--------------|----------|
| Time Stamp | RD/ | WR SPI Addr | Device Field Name | Value | | | | Time Stam | | RD/WR | SPI Addr | Register Addr | ess Value | | | | |
| 082924 13:42:3 | 1:93 WRIT | E 0x00 | MBIAS_EN | 0x0001 | | | \wedge | 082924 13:42 | 31-95 | WRITE | 0×00 | 0×0 | 0x8991 | | | | ~ |
| 082924 13:42:4 | 7:19 WRIT | E 0x00 | TSENS_EN | 0x0001 | | | | 082924 13.42. | 47-20 | WRITE | 0x00 | 0x0 | 0x1630 | | | | |
| 082924 13:42:4 | 7:20 WRIT | E 0x00 | TSCORE_SEL | 0x0001 | | | | 082924 13-42- | 47-22 | WDITE | 0x00 | 0×0 | 0x3630 | | | | |
| 082924 13:42:4 | 7:22 WRIT | E 0x00 | OSC_EN | 0x0001 | | | | 082924 13:42 | 47-23 | WRITE | 0x00 | 0×01 | 3 0x0284 | | | | |
| 082924 13:42:4 | 7:23 WRIT | E 0x00 | ADC_TSENS | 0x0001 | | | | 082924 13:42: | 47:25 | WRITE | 0x00 | 0x0 | 0x0100 | | | | |
| 082924 13:42:4 | 7:25 WRIT | E 0x00 | ADC_START | 0x0001 | | | | 082924 13:42: | 47:27 | WRITE | 0x00 | 0x01 | 0x0285 | | | | |
| 082924 13:42:4 | 7:29 REA | D 0x00 | VALUE_9 | 0x01BE | | | | 082924 13:42: | 47:29 | READ | 0x00 | 0x5 | 0x05BE | | | | |
| 082924 13:42:4 | 7:29 WRIT | E 0x00 | ADC_START | 0x0000 | | | | 082924 13:42: | 47:30 | WRITE | 0x00 | 0x01 | 3 0x0284 | | | | |
| 082924 13:42:4 | 7:30 WRIT | E 0x00 | ADC_TSENS | 0x0000 | | | | 082924 13:42: | 47:32 | WRITE | 0x00 | 0x0 | 0x0000 | | | | |
| 082924 13:42:4 | 7:32 WRIT | E 0x00 | OSC_EN | 0x0000 | | | | 082924 13:42: | 47:34 | WRITE | 0x00 | 0x01 | 3 0x0204 | | | | |
| 082924 13:42:4 | 7:34 WRIT | E 0x00 | TSENS_EN | 0x0000 | | | | 082924 13:42: | 47:35 | WRITE | 0x00 | 0x0 | 0x2630 | | | | |
| 082924 13:42:4 | 7:35 WRIT | E 0x00 | TSCORE_SEL | 0x0000 | | | | 082924 13:42: | 47:37 | WRITE | 0x00 | 0x0 | 0x0630 | | | | |
| 082924 13:43:1 | .6:77 WRIT | E 0x00 | PD_BIAS_EN | 0x0001 | | | | 082924 13:43: | 16:79 | WRITE | 0x00 | 0x0 | 0x0632 | | | | |
| 082924 13:43:1 | 6:79 WRIT | E 0x00 | TX_PDET_EN | 0x0001 | | | | 082924 13:43: | 16:80 | WRITE | 0x00 | 0x0 | 5 0x2021 | | | | |
| 082924 13:43:1 | .6:80 WRIT | E 0x00 | ADC_TX_PDREF | 0x0001 | | | | 082924 13:43: | 16:82 | WRITE | 0x00 | 0x0 | 0x0010 | | | | |
| 082924 13:43:1 | .6:82 WRIT | E 0x00 | ADC_TK_PD | 0x0001 | | | | 082924 13:43: | 16:84 | WRITE | 0x00 | 0x0 | A 0x0011 | | | | |
| 082924 13:43:1 | 6:84 WRIT | E 0x00 | OSC_EN | 0x0001 | | | | 082924 13:43: | 16:85 | WRITE | 0x00 | 0x01 | 3 0x0284 | | | | |
| 082924 13:43:1 | .6:85 WRIT | E 0x00 | ADC_START | 0x0001 | | | | 082924 13:43: | 16:87 | WRITE | 0x00 | 0x0 | 3 0x0285 | | | | |
| 082924 13:43:1 | 6:89 REA | D 0x00 | VALUE_1 | 0x0003 | | | | 082924 13:43: | 16:89 | READ | 0x00 | 0x5 | 0x0403 | | | | |
| 082924 13:43:1 | .6:89 WRIT | E 0x00 | ADC_START | 0x0000 | | | | 082924 13:43: | 16:91 | WRITE | 0x00 | 0x01 | 3 0x0284 | | | | |
| 082924 13:43:1 | .6:91 WRIT | E 0x00 | OSC_EN | 0x0000 | | | | 082924 13:43: | 16:93 | WRITE | 0x00 | 0x01 | 3 0x0204 | | | | |
| 082924 13:43:1 | 6:93 WRIT | E 0x00 | PD_BIAS_EN | 0x0000 | | | | 082924 13:43: | 16:94 | WRITE | 0x00 | 0x0 | 0x0630 | | | | |
| 082924 13:43:1 | .6:94 WRIT | E 0x00 | ADC_TX_PDREF | 0x0000 | | | | 082924 13:43: | 16:96 | WRITE | 0x00 | 0x0 | 4 0x0001 | | | | |
| 082924 13:43:1 | 6:96 WRIT | E 0x00 | ADC_TK_PD | 0x0000 | | | | 082924 13:43: | 16:99 | WRITE | 0x00 | 0x0 | 0x000x0 | | | | |
| 082924 13:43:1 | .6:99 WRIT | E 0x00 | TX_PDET_EN | 0x0000 | | | | 082924 13:43: | 17:01 | WRITE | 0x00 | 0x0 | 5 0x2020 | | | | |
| | | | | | | | | | | | | | | | | | |
| 1 | | | | | | | ~ | | | | | | | | | | \sim |
| | Rea | d All From Device | Enable BitFiel | d Log 1 | Clear Log | Save Log | | Read All | From Dev | ice | | Enable F | easter log 2 | CL | earlog | Sav | e Loo |
| | | | | | | | | Tiodu /vi | i nom bev | 100 | | | egotor bog | Ch. | cai Log | 544 | ic bog |
| | | 10 5000 5 | | | | Include Gain LUT Data | | | | | | | | 1 | | dude Gain II | IT Data |
| MBIAS_EN | IRA ENABLE | LU ENABLE | STANUBT REG STA | NUBT GPIO | | | _ | MBIAS_EN | TRXE | NABLE | LO ENABLE | STANDBY REG | STANDBY GPIO | ENABLES | J | | |
| | TRX EN | LO EN | STBY REG | STDBY Pin | TRX Read | d Program Progra | m | | TR | X EN | LO EN | STBY REG | STDBY Pin | TRX | Read | Program | Program |
| Enabled | Enable Paths | LO Enabled | Device Active De | vice Active | STROBE Value | s Values Defau | ts | Enabled | Enable | Paths | LO Enabled | Device Active | Device Active | STROBE | Values | Values | Defaults |
| | | | | | | | | | 1 | 1 | | | | | | | |

Figure 7. BitField Log and Register Log Panels

7. The File menu shown in Figure 8 provides options to load or save device settings (Figure 8, item 1). Device bitfield settings can be saved to an XML file and loaded back to the software at any given time. To use a Gain Lookup Table (LUT), Load Gain Lookup Table (Figure 8, item 2) to load a gain LUT file, then select Program Gain Lookup Table (Figure 9, item 3) in the Control menu to program it to the device.

Note: To use gain LUT, the **Include Gain LUT Data** checkbox (Figure 5, item 9) must be checked. The Control menu also allows users to reset the device (Figure 9, item 1). The software will read back the written register after every SPI write command if item 2 in Figure 9 is selected.



Figure 8. File Menu



Figure 9. Control Menu

RENESAS

8. For convenience, the Presets menu (see Figure 10) is provided in this software for users to quickly program the device to one of the predefined states for the standby mode, transmit modes, receive modes, and receive-2 modes (RX2 path). For example, by selecting the **Transmit: Transmit LO2X** option, both TRX and LO signal paths will be enabled in the transmit mode with LO_SEL set to 0 for LOx2.



Figure 10. Presets Menu

The main configuration control panel can be seen by clicking on the Chip Configuration panel tab (Figure 5, item 10). Users can select the corresponding subpanel tab to read chip information (Figure 11), set general device configuration (Figure 12), set/enable master bias (Figure 13), and test the SRAM (Figure 14).

| Block Diagram Ch | nip Conf | iguration 7 | Fransmit F | Receive | Sensor | Gain L | UT | BitField Log | Reg | ister Log | Registe | r RW | | | |
|------------------|----------|----------------------|-----------------|------------------|--|--------------------------|--|---|-----|-----------|---------------|----------|--|---------------------|--|
| CHIP ID Config | Maste | r Bias BIS | Г | | | | | | | | | | | | |
| Field Name | Re | Register Description | | | | | | | | | | | | | |
| CHIP_ID_REGIS | TER | 0x52 | 200 | СН | СН | CHIP_ID Register Value | | | | | | | | | |
| ID_CLASS | 1 | СН | IIP_ID | ID 0 = 1 = | ID Class of connected device. 0 = Beamformer 1 = Up-Down Converter | | | | | | | | | | |
| ID_FREQ | | 0x | 1 | СН | IIP_ID | Fre 0 = 1 = 2 = | Frequency of connected device. 0 = 26GHz 1 = 28GHz 2 = 39GHz | | | | | | | | |
| BASE_REV | | Ûx | 2 | СН | IIP_ID | Ba 1 = 2 = | Base revision of connected device. 1 = V1XY 2 = V2XY | | | | | | | | |
| METAL_REV | / | Ox | 0 | СН | IIP_ID | Me X ii | Metal revision of connected device. X in V1XY | | | | | | | | |
| VARIANTS | | Ûx | 0 | CHIP_ID | | | | Variant of connected device. Y in V1XY | | | | | | | |
| | | | | | | | | | | | | | | | |
| MBIAS EN | TRX | | ABLE | | G | STANDBY G | PIO | ENABLE | sl | 🗹 In | nclude Gain L | .UT Data | | | |
| Enabled | Enab | RX EN | LO LO LO Ena | EN | | BY REG e Active | REG STDBY Pin TRX Read Program Program dcive Device Active STROBE Values Values Defaults | | | | | | | Program Defaults | |

Figure 11. Chip ID Panel

| Block Diagram | Chip Configuration Trans | | Receive Sensor | | Gain LUT | BitField Log | Register Log | Register RW | | | | | |
|-----------------------|--------------------------|----------|------------------|-----------------------------|--|---|--------------|---|--|--|--|--|--|
| CHIP ID Conf | 9 Master Bias Bl | ST | | | | | | | | | | | |
| Field Name | Control | | Register | | Description | | | | | | | | |
| RESET | RESET | | CTRL_CFG | i So | Software RESET of the chip | | | | | | | | |
| STANDBY | Operation | | CTRL_CFG | i St | andby Contro | ndby Control 0: Normal Operation 1: STANDBY irrespective of STANDBY_SEL | | | | | | | |
| SA_IDX | 0 🜩 | | CTRL_CFG | i Su | Sub-array Index | | | | | | | | |
| STROBE PROG | 000: Latch Buf | ~ | CTRL_CFG | à St | Strobe Pin Functionality | | | | | | | | |
| LO_SEL | | CTRL_CFG | i LC | LO Select 0: LO 2X 1: LO 4X | | | | | | | | | |
| LO_EN | LO Enabled | | CTRL_CFG | i LC | LO Path Enable | | | | | | | | |
| TRX_SEL | Internal Signa | al | CTRL_CFG | i TF | TRX Select 0: Uses internal signal for TRX toggle 1: Uses extenral TRX pin for TRX toggle | | | | | | | | |
| TRn | RX Enabled | | CTRL_CFG | i TF | TR Select 0: RX Enabled 1: TX Enabled | | | | | | | | |
| TRX_EN | ⊡ Enable Sig Pat | hs | CTRL_CFG | i TF | TRX Enable 0: Disable Signal Paths 1: Enable Signal Paths | | | | | | | | |
| Include Gain LIT Data | | | | | | | | | | | | | |
| MBIAS_EN | TRX ENABLE | | O ENABLE ST | | IDBY REG | STANDBY G | PIO ENABL | | | | | | |
| Enabled | TRX EN Enable Paths | | LO EN Enabled | Devic | TBY REG ce Active | Device Activ | ve STROE | Read Program Program BE Values Values Defaults | | | | | |

Figure 12. Configuration Panel

RENESAS

| Block Diagram Chip Config | guration Transmit Receiv | ve Sensor Gain | LUT BitField Log Register Log Register RW |
|---------------------------|--------------------------|----------------|--|
| CHIP ID Config Master | Bias BIST | | |
| Field Name | Control | Register | Description |
| SCTAT_CTRL | 8 🜩 | MBIAS | Super CTAT Bias control |
| SCTAT_TRIM | 4 🜩 | MBIAS | Super CTAT Bias Trim |
| SCTAT_EN | ⊡ Enabled | MBIAS | Super CTAT Bias Enable |
| PTAT2_SLOPE | 4 车 | MBIAS | PTAT2 slope control |
| PTADJ | 4 🜩 | MBIAS | Internal reference current generator level control. +/- 30% reference current control adjustment. |
| VBG_SEL | D PTAT | MBIAS | Master Bias VBG source select 0 = PTAT 1 = BG |
| MBIAS_EN | ☑ Enabled | MBIAS | Master Bias Enable |
| | | | Include Gain LUT Data |
| | | | |
| Enabled Enable | e Paths LO Enabled | Device Acti | ve Device Active STROBE Values Values Defaults |

Figure 13. Master Bias Panel

| Blo | ock Diagram Chi | ip Config | guration | Transmit | Receive | Sensor | ain LUT | BitField Log | Register L | og F | egister RW | | | | |
|-----|---|-----------|----------|-----------|---------|--------------|--------------|--|--------------------------------|---------------|------------|----------------|-------------------|---------------------|--|
| C | HIP ID Config | Master | Bias B | IST | | | | | | | | | | | |
| Γ | Field Name | • | Co | ontrol | Re | gister | | Descri | ption | | | | | | |
| | OSC_EN | | Dis | abled | В | IIST | | Oscillato | or Enable | | | | | | |
| | SRAM_INIT | | | □ Idle | В | BIST | | | SRAM to Zero |)S | | | | | |
| | SRAM_BIST | r | I | □ Idle | В | IIST | | Request SRAM Built In Self Test (BIST) | | | | | | | |
| | SRAM_CRC | ; | | □ Idle | В | BIST | | | Request SRAM CRC Check Request | | | | | | |
| | SRAM_ERR | В | BIST | | | of SRAM BIST | T Errors (Ma | x 7 rep | ported) | | | | | | |
| | SRAM_DON | E | F | Read | В | BIST | | | Access Status | (INIT, BIST | , or CF | RC) 0 = REQU | ESTED 1= | DONE | |
| | CRC_RESUL | .T | F (| Read | В | IIST | | SRAM (| CRC Result | | | | | | |
| | NOTE: ENABLE OSC, THE CHECK SRAM_INIT, SRAM_BIST, or SRAM_CRC, THEN READ SRAM_DONE, FINALLY CLEAR THE CONTROL. | | | | | | | | | | | | | | |
| | MBIAS EN | TRX | ENABLE | 10 | ENABLE | STAN | DB | REG | STANDBY GE | PIO EN/ | BLES | 🗹 Inc | clude Gain Ll | JT Data | |
| | Image: Constraint of the second se | | | | | | | REG ctive | STDBY P Device Activ | in 1 /e ST | RX ROBE | Read Values | Program Values | Program Defaults | |

Figure 14. BIST Panel

RENESAS

10. In transmit mode, individual transmit building blocks and their warmup states can be configured by selecting **Transmit panel** tab (Figure 5, item 10) and **Enable / Warmup** subpanel tab as shown in Figure 15.

| Block Diagram Ch | nip Configuratio | on Transmit | Receive Sensor Gain L | JT BitField Log Register Log | Register RW | |
|------------------|---------------------------|-------------|--------------------------------|--|-------------|----------------------------|
| Enable / Warmup | VGA / Front | End Bias | Calibration | | | |
| Field Na | ame | Warmup | Register | Field Name | Enable | Register |
| | | All On | | | All On | |
| TX_BIAS | _wu | | TRX_WARMUP | TX_BIAS_EN | | TRX_ENABLE |
| TX_PA_ | wu | | TRX_WARMUP | TX_PA_EN | | TRX_ENABLE |
| TX_DRV | _wu | | TRX_WARMUP | TX_DRV_EN | | TRX_ENABLE |
| TX_MXR | _wu | | TRX_WARMUP | TX_MXR_EN | | TRX_ENABLE |
| TX_LO_DR | v_wu | | TRX_WARMUP | TX_LO_DRV | | TRX_ENABLE |
| TXVGA_BIA | \S_WU | | TRX_WARMUP | TXVGA_BIAS | | TRX_ENABLE |
| TXVGA2 | _wu | | TRX_WARMUP | TXVGA2_EN | | TRX_ENABLE |
| TXVGA1 | TXVGA1_WU | | TRX_WARMUP | TXVGA1_EN | | TRX_ENABLE |
| | All Off | | | | All Off | |
| MBIAS_EN | TRX ENAB | | NABLE STANDBY REC | G STANDBY GPIO ENABL | .ES 🗹 In | clude Gain LUT Data |
| Enabled | Enabled Enable Paths LO E | | D EN STBY REG Device Active | STDBY Pin TRX Device Active STR0 | BE Read | Program Values Defaults |

Figure 15. Transmit: Enable / Warmup Panel

11. The **VGA** / **Front End** panel (Figure 16) allows users to manually adjust TX VGA/FE gain settings. Users can also manually adjust bias settings for individual TX building blocks and calibration parameters by selecting **Bias** and **Calibration** subpanel tabs.

Important: To manually adjust VGA/FE gain settings (both transmit and receive modes), the **Include Gain LUT Data** checkbox (Figure 5, item 9) must be unchecked, otherwise, the gain settings will be dictated by the gain LUT control feature.

| Block Diagram Cl | hip Configuration | Transmit | Receive | Sensor | Gain LUT | BitFie | d Log | Register Log | Register RW | | |
|------------------|----------------------------|----------------------------|------------------|---------|--------------------|------------|---------------------------|--------------------------------|--|-----------------------------------|--|
| Enable / Warmup | VGA / Front End | Bias | Calibration | n | | | | | | | |
| Field | Name | | | Control | | | R | egister | D | escription | |
| TX_RFV | GA_GAIN | < _ | | | > [| 15 | TX | _FE_SET | TX RFVGA Gain Setting | | |
| TXVGA2 | PT_PT2 | | I | PTAT^2 | | | TX <u>.</u> | _FE_SET | TX VGA2 PTAT / PTAT ² Setting | | |
| TXVG/ | A2_BIAS | < > 4 | | | | | TX <u>.</u> | _FE_SET | TX VGA2 Bias Current Setting | | |
| TXVG/ | A1_BIAS | | | | | | TX_ | FE_SET | TX VGA1 Bias Current Setting | | |
| TXVGA | I_RTUNE | < > 1 | | | | | TX_VGA_SET | | TX VGA1 Resistance Setting | | |
| TXVGA1 | _PT_PT2 | PTAT ² | | | | | TX_ | VGA_SET | TX VGA1 P1 | TAT / PTAT [^] 2 Setting | |
| TXVGA | 2_CTRL | < > 31 | | | | TX_VGA_SET | | TX VGA2 Amplifier Gain Setting | | | |
| TXVGA | 1_CTRL | < > 31 | | | | TX_VGA_SET | | TX VGA1 Amplifier Gain Setting | | | |
| TXVGA | _SW_3p5 | Atten Disabled (High Gain) | | | | | TX_VGA_SET | | Removes 3.5dB Attenuator | | |
| TXVGA_ | Atten Disabled (High Gain) | | | | TX_VGA_SET | | Removes 0.25dB Attenuator | | | | |
| MBIAS_EN | TRX ENABLE | LOI | ENABLE | STAN | DBY REG | STAN | DBY GI | PIO ENABLI | ES Ir | nclude Gain LUT Data | |
| ⊡ Enabled | TRX EN Enable Paths | ⊡ I LO E | .O EN Enabled | Devic | BY REG e Active | Devic | TDBY P ce Activ | in TRX re STROE | BE Read | Program Values Defaults | |

Figure 16. Transmit: VGA / Front End Panel

12. Similarly, in receive mode, individual receive building blocks and their warmup states can be configured by selecting **Receive panel** tab (Figure 5, item 10) and **Enable / Warmup** subpanel tab as shown in Figure 17.

| Block Diagram Chip Configuration | on Transmit F | Receive Sensor | Gain LUT | BitField Log | Register Log | Register RW | |
|---|--------------------------------|--------------------------------------|--|--------------|--------------|----------------|----------------------------|
| Enable / Warmup VGA / Front | End Bias | Calibration | | | | | |
| Field Name | Warmup | Register | | Field Na | ame | Enable | Register |
| | All On | | | | | All On | |
| RX_BIAS_WU | | TRX_WARMU | JP | RX_BIAS | _EN | | TRX_ENABLE |
| RX_LNA1_WU | | TRX_WARMU | JP | RX_LNA1 | _EN | | TRX_ENABLE |
| RX_LNA2_WU | | TRX_WARMU | JP | RX_LNA2 | 2_EN | | TRX_ENABLE |
| RX_MXR_WU | | TRX_WARMU | JP | RX_MXR | _EN | | TRX_ENABLE |
| RX_LO_DRV_WU | | TRX_WARMU | JP | RX_LO_DF | RV_EN | | TRX_ENABLE |
| RXVGA_BIAS_WU | | TRX_WARMUP | | RXVGA_BI | AS_EN | | TRX_ENABLE |
| RXVGA2_WU | | TRX_WARMU | JP | RXVGA2 | _EN | | TRX_ENABLE |
| RXVGA1_WU | | TRX_WARMU | JP | RXVGA1 | _EN | | TRX_ENABLE |
| | All Off | | | | | All Off | |
| | | | | CTANDDY OF | ENABLE | al 🗹 In | clude Gain LUT Data |
| MBIAS_EN TRX ENAB TRX ENAB Enabled Enable Pat | N LO EN N LO En Is LO En | ABLE STANL EN STE abled Device | STANDBY REG STANDBY GPIO ENABL STBY REG STDBY Pin TRU Device Active Device Active STRC | | | Read Values | Program Values Defaults |
| USB interf | ace board con | nected. | | | | | .: |

Figure 17. Receive: Enable / Warmup Panel



13. The **VGA** / **Front End** panel (Figure 18) allows users to manually adjust RX VGA/FE gain settings. Users can also manually adjust bias settings for individual RX building blocks and calibration parameters by selecting **Bias** and **Calibration** subpanel tabs.

| Block Diagram Ch | ip Configuration | Transmit | Receive | Sensor | Gain LUT | BitField L | .og Reg | ister Log | Register RW | |
|------------------|------------------------|----------------------------|-----------------|------------|---------------------------------------|------------|-----------------------------------|--------------|--------------------------|------------------------------------|
| Enable / Wamup | VGA / Front End | Bias | Calibratio | n | | | | | | |
| Field N | lame | | | Control | | | Reg | jister | | Description |
| RX_LNA | A2_FB | | | 3 | | | RX_F | E_SET | LNA2 | Feedback Control |
| RX_LNA2 | 2_GAIN | < 15 | | | | | RX_FE_SET Adjust Gain of the LNA2 | | | n of the LNA2 Amplifier |
| RX_LNA | 1_GAIN | | 11: | 0dB | \sim | | RX_F | E_SET | Adjust Gai | in of the LNA1 Amplifier |
| RXVGA2 | 2_BIAS | < | | - I | | 4 | RX_F | E_SET | RX VGA | 2 Bias Current Setting |
| RXVGA1 | I_BIAS | < | - | | > | 4 | RX_F | E_SET | RX VGA | 1 Bias Current Setting |
| RX_VGA2 | 2_CTRL | < | | | ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; | 15 | RX_V0 | GA_SET | Adjust Gai | n of the VGA2 Amplifier |
| RXVGA1 | _CTRL | < | | | ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; | 15 | RX_V0 | GA_SET | Adjust Gai | n of the VGA1 Amplifier |
| RX_VGAS | GW_3p5 | Atten Disabled (High Gain) | | | | | RX_VGA_SET | | Enables 3.5dB Attenuator | |
| RXVGA_S | W_0p25 | Atten Disabled (High Gain) | | | | | RX_VGA_SET | | Enable | s 0.25dB Attenuator |
| MBIAS EN | TRX ENABLE | | NABLE | STAN | BY REG | STANDB | YGPIO | ENABLE | s 🛛 🗹 I | nclude Gain LUT Data |
| Enabled | TRX EN Enable Paths | | O EN inabled | | BY REG e Active | | BY Pin Active | TRX STROB | E Read | Program Program Values Defaults |
| | USB interface | board co | nnected. | | | | | | | .: |

Figure 18. Receive: VGA / Front End Panel

14. Sensor control panel can be accessed by selecting **Sensor** panel tab (Figure 5, item 10). While individual settings relating to temperature sensor and power detector (PDET) can be controlled, a **Macros** panel (Figure 19) is provided for quick evaluation.

| ck Diagrar | n Chip Config | uration Transmit | Receive Sensor | Gain LUT | BitField Log | Register Log | Register RW | | |
|--------------|---------------|------------------------|-----------------------|---|--------------|--------------|-------------|-----------------|--------|
| acros AD | C Select AD | C Control ADC Clo | ck Sensor Contro | PDET SW | Control | | | | |
| Chan | Start | HW AVG | SW Repeat Count | SW Avg Type | Raw ADC | Slope | Offset | Calibrated | Unit |
| Temp | Measure | 0: No AVG 🗸 | 1 🜲 | Median Avg | 446 | 0.7715 | -263 | 81.09 | °C |
| Chan | Start | HW AVG | SW Repeat Count | SW Avg Type | Raw ADC | PO | C0 | Calibrated | Unit |
| PDet | Measure | 0: No AVG 🗸 | 1 🜲 | Median Avg | 3 | 14.89 | 1.0152 | -10.82 | dBm |
| | | | | | | | | | |
| | | | | | | | | | |
| | | | | | | | | | |
| | | | | | | | | | |
| | | | | | | | | | |
| | | | | | | | | | |
| | | | | | | | | Include Gain LU | T Data |
| MBIAS_EI | | | | IDBY REG | | | | | |
| ⊡ Enabled | Enable | (XEN ⊠L0 ePaths L0E | DEN LS nabled Devi | ce Active | Device Activ | re STROE | E Kead | Values | Defau |

Figure 19. Sensor: Macros Panel

15. TX/RX VGA/FE gain can be controlled by a predefined gain LUT. For gain control mapping and typical performance at nominal settings, please consult the datasheet. An example gain LUT CSV file is included with the evaluation software and can be loaded and programmed (Figure 8, item 2 to load and Figure 9, item 3 to program). The **Include Gain LUT Data** checkbox (Figure 5, item 9) must be checked beforehand. Select **Gain LUT** panel tab (Figure 5, item 10) to see the LUT control panels.

16. Figure 20 shows the **SRAM LUT Entry Select** panel. Use the slider to select any gain LUT index loaded on the SRAM, or similarly on the **Direct LUT Entry Select** panel (Figure 22) without accessing the SRAM.

| Block Diagram Ch | nip Configuration | Fransmit Receive | Sensor Gain LU | T BitField Log Reg | ister Log Regi | ister RW | | | | | |
|------------------|---------------------------------|---------------------|---------------------------|----------------------------|-------------------------|---------------------------|----------------------------|--|--|--|--|
| SRAM LUT Entry | Select LUT Editor | Direct LUT Entry | y Select LUT Regis | ster | | | | | | | |
| Pro | gramming Mode | | Display l | Jpdate | | SPI Programmmi | ng | | | | |
| | Local | | Auto R | ead SRAM | | Auto Update | | | | | |
| | ○ Global | | | | | Update SRAM | | | | | |
| | Gain LUT Index Slider Selection | | | | | | | | | | |
| < | < | | | | | | | | | | |
| VGA Fie | ld Name | Val | ue | FE Field Na | ame | Valu | Je | | | | |
| TX / (FROM L | (RX UT FILE) | RECE | EIVE | RX_LNA2_ | FB | 3 🔺 | | | | | |
| VGA2 | CTRL | 12 | <u> </u> | RX_LNA2_G | AIN | 8 | * * | | | | |
| VGA1 | CTRL | 14 | * * | RX_LNA1_G | iAIN | 3 | | | | | |
| VGA_SV | V_0P25 | Atten Enabled | d (Low Gain) | VGA2_BIA | s | 7 🚖 | | | | | |
| VGA_S | W_3P5 | Atten Enabled | d (Low Gain) | VGA1_BIA | s | 5 🜲 | | | | | |
| TX VGA1 | _RTUNE | 0 | × | TX_RF_VGA_ | GAIN | 0 | | | | | |
| VGA1_F | PT_PT2 | PT/ | AT | TX_VGA2_PT | _PT2 | PTAT | | | | | |
| MBIAS_EN | TRX ENABLE | STANDBY REG | STANDBY GPIO | ENABLES | 🛛 Include Gain LUT Data | | | | | | |
| ⊡ Enabled | ✓ TRX EN Enable Paths | LO EN LO Enabled | STBY REG Device Active | STDBY Pin Device Active | TRX STROBE | Read Progr Values Valu | ram Program es Defaults | | | | |

Figure 20. Gain LUT: SRAM LUT Entry Select

| Block Diagram Chip Configuration T | ransmit Receive Sensor Gain L | UT BitField Log Register Log Re | gister RW | | | |
|---|---|--|--|--|--|--|
| SRAM LUT Entry Select LUT Editor | Direct LUT Entry Select LUT Reg | jister | | | | |
| < | ave and Save and Program La Direct Data To SRAM | | | | | |
| VGA Field Name | Value | FE Field Name | Value | | | |
| TX / RX (FROM LUT FILE) | RECEIVE | RX LNA2_FB 3 | | | | |
| VGA2_CTRL | 31 🚖 | RX LNA2_GAIN | 15 束 | | | |
| VGA1_CTRL | 31 🛓 | RX LNA1_GAIN | 3 🛓 | | | |
| VGA_SW_0P25 | Atten Disabled (High Gain) | VGA2_BIAS | 4 | | | |
| VGA_SW_3P5 | Atten Disabled (High Gain) | VGA1_BIAS | 4 | | | |
| TX VGA1_RTUNE | 0 | TX RF VGA GAIN | 0 | | | |
| VGA1PT_PT2 | D PTAT | TX VGA2 PT_PT2 | D PTAT | | | |
| MBIAS_EN TRX ENABLE | LO ENABLE STANDBY RE | G STANDBY GPIO ENABLES | Include Gain LUT Data | | | |
| Image: Constraint of the second sec | LO EN STBY REG LO Enabled Device Active | STDBY Pin Device Active STROBE | Read Program Program Values Values Defaults | | | |

Figure 21. Gain LUT: LUT Editor



| Block Diagram C | hip Configuration | Transmit Receiv | e Sensor | Gain LUT | BitField Log | Register Log | Register RW | | | | | | |
|---|-------------------|------------------|--------------------|-------------|---|--------------|-------------|---------------------|--|--|--|--|--|
| SRAM LUT Entry | Select LUT Edito | r Direct LUT Ent | y Select L | UT Register | | | | | | | | | |
| | | Direct Ga | in LUT (Ne | on-SRAM) | Index Slide | Selection | | | | | | | |
| | | | | | | | | | | | | | |
| | | | | | | | | | | | | | |
| VGA Fi | eld Name | d Name | | Value | | | | | | | | | |
| TX (FROM | / RX LUT FILE) | TRAI | ISMIT | | RX_LI | NA2_FB | | 3 🜩 | | | | | |
| VGA2 | 2_CTRL | 31 | * | | RX_LN/ | A2_GAIN | | 15 🜲 | | | | | |
| VGA1 | I_CTRL | 31 | × | | RX_LN/ | A1_GAIN | | 3 | | | | | |
| VGA_ | SW_3P5 | Atten Disable | ∠ ed (High Gair | n) | VGA2 | BIAS | | 4 | | | | | |
| VGA_S | 6W_0P25 | Atten Disable | ⊘ ed (High Gair | n) | VGA1 | _BIAS | | 4 | | | | | |
| TX VGA | 1_RTUNE | 0 | * | | TX_RF_\ | /GA_GAIN | | 0 | | | | | |
| VGA1_ | PT_PT2 | [P] | AT | | TX_VGA | 2_PT_PT2 | | D PTAT | | | | | |
| | | | | | 🗹 Auto | Update | | Update | | | | | |
| MBIAS_EN | TRX ENABLE | LO ENABLE | STAND | BY REG | STANDBY G | PIO ENABLE | s | clude Gain LUT Data | | | | | |
| Image: Constraint of the second sec | | | | | EG STDBY Pin TRX Read Program Pro ive Device Active STROBE Values De | | | | | | | | |

Figure 22. Gain LUT: Direct LUT Entry Select

| Block Diagram | Chip Con | figuration | Transmit | Receive | Sensor | Gain LUT | BitField Log | Register Log | Register RW | | | | |
|---------------|------------|---------------------|-------------|------------------|--------|-----------------------------|---------------------------------|-----------------------------------|-------------------------------------|-------------------|---------------------|--|--|
| SRAM LUT En | try Select | LUT Edito | or Direct | LUT Entry | Select | LUT Register | | | | | | | |
| Field N | ame | Cont | rol | Regist | ter | | | Descrip | otion | | | | |
| TRn | | C TI RX Ena | Rn abled | LUT | | TR Select 0: | RX Enabled 1 | : TX Enabled | | | | | |
| LUT_P | TR | 0 | * | LUT | | Updates whe When written | n Global or Lo to, channel S | cal FBS comma ET reg buffers a | and is issued. are loaded with t | he LUT data. | | | |
| | | Rea | d | | | | | | | | | | |
| | | | | | | | | | | | | | |
| | | | | | | | | | | | | | |
| | | | | | | | | | | | | | |
| | | | | | | | | | | | | | |
| | | | | | | | | | | | | | |
| | | | | | | | | | | | | | |
| | | | | | | | | | | | | | |
| MBIAS_EN | TR | (ENABLE | LO | ENABLE | STAN | DBY REG | STANDBY G | PIO ENABLE | ES 🛛 🗹 Inc | clude Gain LU | Г Data | | |
| ⊡ Enabled | Ena | TRX EN ble Paths | | .O EN Enabled | Devic | BY REG | STDBY P Device Activ | in TRX /e STROB | Read Values | Program Values | Program Defaults | | |

Figure 23. Gain LUT: LUT Register

RENESAS

17. Users can read or write directly to any writable register using the **Register RW** panel shown in Figure 24. Select the register name from the drop-down menu (Figure 24, item 1). The register address (Figure 24, item 2) will be automatically updated. Click *Read* to read the register value. To write to the register, enter the new value in the **Register Value (0x)** box and click *Write*.

| Block Diagram Chi | p Configuration | Transmit | Receive | Sensor | Gain LUT | BitField Lo | og Registe | er Log Regi | ster RW | | |
|--|---|--------------------------------------|--------------------------|--------|---|------------------------------|----------------------------------|---------------|----------------|-------------------|---------------------|
| 1 Register Na | ames l | Register A | ddr (0x) | Regis | ter Value | (0x) | Read | Read A | | Write | Clear |
| | ~ | 7 | 2 | Ļ | FC4 | 3 | Read | Read A | | Write | Clear |
| ADC_CTRL ADC_SEL BIST CHIP_ID CRC_RESULT CTRL_CFG DATA_ADC_CHN | _1 _10 _11 _12 _13 _14 _15 _16 _2 _3 _4 _5 _6 _7 _8 _9 | EAD 0: EAD 0: EAD 0: EAD 0: | x00 x00 x00 x00 | | MBI TRX_ENAB TX_VGA_S TX_FE_S TX_FE_S | AS 0 LE 0 ST 0 ST 0 | x8991 xFFFF x3FFF x0FC4 | | | | ~ |
| PDET_SW_CTRL MBIAS_EN | TRX ENABLE | E LO E | ENABLE | STAN | DBY REG | STANDB | r GPIO E | ENABLES | 🗹 In | clude Gain L | UT Data |
| Enabled | TRX EN Enable Paths | | O EN Enabled | Devic | BY REG e Active | Device A | Y Pin Active | TRX STROBE | Read Values | Program Values | Program Defaults |

Figure 24. Register RW Panel

3. Board Design



Figure 25. F5701 Evaluation Board Image (Top)



3.1 Schematic Diagrams





SHARE VDD & VDDPA



Figure 27. F5701 Evaluation Board Schematic – Part 2

3.2 Bill of Materials (BOM)

| Part Reference | Qty | Description | Manufacturer Part # | Manufacturer |
|---|-----|--|---------------------|------------------|
| C5, C6, C11, C12, C13, C23, C24, C28, C31 | 9 | TBD Surface Mount Capacitor | DNI | |
| C10 | 1 | COG Surface Mount Capacitor, 1000pF | GRM1555C1E102J | Murata |
| C21, C34, C37 | 3 | X5R Surface Mount Capacitor, 10µF | GRM155R60J106M | Murata |
| C25, C29 | 2 | X5R Surface Mount Capacitor, 4.7uF | GRM035R60J475ME15D | Murata |
| C26 | 1 | X7R Surface Mount Capacitor, 4700pF | GRM033R71E472K | Murata |
| C27 | 1 | X5R Surface Mount Capacitor, 0.068µF | GRM033R61C683K | Murata |
| C30 | 1 | X5R Surface Mount Capacitor, 0.022µF | GRM033R61C223K | Murata |
| C32, C33, C36, C39 | 4 | X7R Surface Mount Capacitor, 0.1µF | GRM155R71C104KA88D | Murata |
| C35, C38, C41 | 3 | X5R Surface Mount Capacitor, 1µF | CL05A105KA5NQNC | Samsung |
| C40, C42 | 2 | TBD Surface Mount Capacitor | DNI | |
| D1, D4 | 2 | Surface Mount Diode | VCUT0714A-HD1-GS08 | Vishay |
| D5, D6 | 2 | Green LED, SMD | APHHS1005CGCK | Kingbright |
| J2 | 1 | Header Dual, Gold, Unshrouded, Breakaway, 100mil pitch, 0.240-inch contact mating length | 10-89-7200 | Molex |
| J5 | 1 | Header, 2 × 10 Vertical | DNI | |
| J7, J9, J10, J17, J21 | 5 | 2.92mm edge launch, Female Standard Profile | ELF40-002 | Signal Microwave |
| J8 | 1 | Header, Gold, Unshrouded, Breakaway, 100mil pitch, 0.240-inch contact mating length | 22-28-4033 | Molex |
| J11 | 1 | SMB Connector Jack, Male Pin 50Ω Through Snap Connect | 1-1337482-0 | TE Connectivity |
| J16 | 5 | Header, Gold, Unshrouded, Breakaway, 100mil pitch, 0.240-inch contact mating length | 22-28-4023 | Molex |
| J18 | 1 | MCX Connector Jack, Female Socket 50Ω Through Hole Solder | 0733660061 | Molex |
| J19 | 1 | C-Grid Header Dual, Gold, Unshrouded, Breakaway, 100mil pitch | 10-89-7080 | Molex |
| J20 | 1 | Header Dual, Gold, Unshrouded, 100mil pitch, 0.062-inch contact mating length | 68602-116HLF | Amphenol FCI |
| R2, R4, R6, R9, R10, R11, R14, R16, R29, R47, R48, R49, R50 | 13 | Surface Mount Resistor | ERJ-2GE0R00 | Panasonic |
| R13, R18, R20, R25, R26, R27, R28, R34, R35, R36, R38 | 11 | Surface Mount Resistor | DNI | - |



| Part Reference | Qty | Description | Manufacturer Part # | Manufacturer |
|---------------------------------|-----|---|---------------------|----------------------|
| R30 | 1 | Surface Mount Resistor | RCG040220K0FK | Vishay |
| R37 | 1 | Surface Mount Resistor | ERJ-2GE0R00 | Panasonic |
| R39, R40, R41, R42 | 4 | Surface Mount Resistor | DNI | - |
| R45 | 1 | Surface Mount Resistor | CRCW08050000Z0EA | Vishay |
| R46 | 1 | Surface Mount Resistor | DNI | - |
| R51, R52 | 2 | Surface Mount Resistor | CRCW0402160RFK | Vishay |
| SO1, SO2, SO3, SO4 | 4 | Hex Standoff Threaded M3 Nylon 0.984" (25.00mm) Natural | 25506 | Keystone Electronics |
| TP1, TP2, TP3, TP4, TP5, TP6 | 4 | Phosphor Bronze Wire Loop | 5000 | Keystone Electronics |
| U5 | 1 | mmWave Upconverter/Downconverter 24.25GHz to 29.5GHz RF, 2.5GHz to 7GHz IF | F5701 | Renesas |
| U6 | 1 | Voltage Feedback Amplifier 1 Circuit Rail-to- Rail SOIC8 | OPA356AID | ТІ |

4. Ordering Information

| Part Number | Description | |
|------------------|---------------------------------------|--|
| RTKA81F5701000RU | F5701 24GHz to 30GHz Evaluation Board | |

5. Revision History

| Revision | Date | Description |
|----------|-------------|------------------|
| 1.00 | Sep 4, 2024 | Initial release. |