

1234567

Title Page


PCIe2 to S-RIO2 Bridging + Switching Evaluation Platform

- 1 - Title Page
- 2 - Block Diagram
- 3 - TSI721 Serial Links
- 4 - TSI721 Configuration
- 5 - TSI721 Power
- 6 - PCI Express Connector
- 7 - CPS-1432 Serial Links
- 8 - CPS-1432 Configuration
- 9 - CPS-1432 Power
- 10 - CPS-1432 Core Power & Ground
- 11 - AMC Connector
- 12 - AMC Hot plug / Power Controller
- 13 - SFP+ Connectors
- 14 - Infiniband Connectors
- 15 - SMA Connectors
- 16 - Clocking
- 17 - I2C and JTAG Interfaces
- 18 - ATX Power
- 19 - Core Voltage Regulator
- 20 - Voltage Regulators
- 21 - Voltage Monitors & Board Reset



TITLE :			
TITLE PAGE			
SIZE	DRAWING NUMBER :	Version:	DESIGNER :
C			
LAST MODIFIED DATE :		SHEET 1 OF 21	
30-08-2011_13:30			

Block Diagram






TITLE : BLOCK DIAGRAM

SIZE	DRAWING NUMBER :	Version:	DESIGNER :
------	------------------	----------	------------

LAST MODIFIED DATE :	SHEET	2	OF	21
30-08-2011_13:30				

Tsi721 Serial Links



TITLE :

TSI721 SERIAL LINKS

SIZE

DRAWING NUMBER :

Version:


DESIGNER :

LAST MODIFIED DATE :

18-06-2012_15:03





SHEET 3 OF 21

Tsi721 Configs







TITLE : TSI721 CONFIGS			
SIZE C	DRAWING NUMBER :	Version:	DESIGNER :
LAST MODIFIED DATE : 18-06-2012_10:12		SHEET 4 OF 21	

Tsi721 Power



Decoupling Rule
Caps must be located in the ball grid except for >0.1uF




TITLE :
Tsi721 POWER

SIZE : C
DRAWING NUMBER :
Version:
DESIGNER :

LAST MODIFIED DATE :
07-09-2011_13:17
SHEET 5 OF 21

PCI Express Connector



TITLE :
PCI EXPRESS CONNECTOR

SIZE	DRAWING NUMBER :	Version:	DESIGNER :
------	------------------	----------	------------

C

LAST MODIFIED DATE :
07-09-2011_13:17

SHEET 6 OF 21

F

E

D

C

B

A

F

E


D

C

B

A

CPS1432 Serial Links




TITLE : CPS1432 SERIAL LINKS

SIZE DRAWING NUMBER : Version: DESIGNER :

LAST MODIFIED DATE : 07-09-2011_13:17 SHEET 7 OF 21

CPS1432 Configs



TITLE : CPS1432 CONFIGS			
SIZE C	DRAWING NUMBER :	Version:	DESIGNER :
LAST MODIFIED DATE : 07-09-2011_13:17		SHEET 8 OF 21	

1

2

3

4

5

6

7

F

E

D

C

B

A

F

E

D

C


B

A

CPS1432 Power


Decoupling 1.0V_VDDA

These caps must be located in the ball grid except for >0.1uF





Decoupling 1.2V_VDDT

These caps must be located in the ball grid (one per VDDT ball) except for >0.1uF




Decoupling 3.3V

These caps must be located in the ball grid except for >0.1uF



Board layout note:

Make two separate power planes: 1.0V_VDD and 1.0V_VDDA



Equivalent to 30 Ohms / 6A ferrite bead
Total DC resistance: 12mOhm max.
Expected voltage drop: 26mV max.



TITLE :

CPS1432 POWER

SIZE

DRAWING NUMBER :

Version:

DESIGNER :

LAST MODIFIED DATE :

15-06-2012_15:49

SHEET



9

OF

21

TITLE : CPS1432 CORE POWER & GROUND			
SIZE C	DRAWING NUMBER :	Version:	DESIGNER :
LAST MODIFIED DATE : 07-09-2011_13:17		SHEET 10 OF 21	

AMC Connector



TITLE :

AMC CONNECTOR

SIZE

DRAWING NUMBER :

Version:

DESIGNER :





LAST MODIFIED DATE :

07-09-2011_13:17

SHEET 11 OF 21

TITLE : AMC HOT PLUG / POWER CONTROLLER			
SIZE C	DRAWING NUMBER :	Version:	DESIGNER :
LAST MODIFIED DATE : 07-09-2011_13:17		SHEET 12 OF 21	

SFP+ Connectors



TITLE :			
SFP+ CONNECTORS			
SIZE	DRAWING NUMBER :	Version:	DESIGNER :
C			
LAST MODIFIED DATE :		SHEET 13 OF 21	
07-09-2011_13:17			

F

E

D

C

B

A

F

E





D

C

B

A

Infiniband Connectors




TITLE :
INFINIBAND CONNECTORS


SIZE: C DRAWING NUMBER: Version: DESIGNER:

LAST MODIFIED DATE : 07-09-2011_13:17 SHEET 14 OF 21

SMA Connectors



TITLE : SMA CONNECTORS			
SIZE C	DRAWING NUMBER :	Version:	DESIGNER :
LAST MODIFIED DATE : 07-09-2011_13:17		SHEET 15 OF 21	








IDT has introduced new improved clocking solutions since this evaluation board was developed. The recommended timing solutions for new designs are:

- VersaClock 5 Devices:** In System Programmable, Very Low Power, with up to four universal output pairs.
- XUM LVDS Crystal Oscillator:** Ultra precise with only 300fs typical phase jitter. If using a 156.25 MHz clock source then the applicable part number is XUM535156.250JS6I8.



TITLE : CLOCKING			
SIZE C	DRAWING NUMBER :	Version:	DESIGNER :
LAST MODIFIED DATE : 07-09-2011_13:17		SHEET 16 OF 21	







TITLE :
ATX POWER

SIZE
C

DRAWING NUMBER :


Version:

DESIGNER :

LAST MODIFIED DATE :
13-09-2011_16:07

SHEET
18 OF 21


Voltage Regulators



TITLE : VOLTAGE REGULATORS			
SIZE C	DRAWING NUMBER :	Version:	DESIGNER :
LAST MODIFIED DATE : 07-09-2011_13:17		SHEET 20 OF 21	

Voltage Monitors

Board Reset



TITLE : VOLTAGE MONITORS & BOARD RESET

SIZE	DRAWING NUMBER :	Version:	DESIGNER
------	------------------	----------	----------

LAST MODIFIED DATE :	SHEET	21	OF	21
07-09-2011_13:17				

	1	2	3	4	5	6	7	
F	Revision History							F
E	April 7, 2015 -- Added a note on page 16 on improving clocking solutions for S-RIO components.							E
D	June 28, 2011 -- The following changes were made: * Sheet 4 - Added connections to ground on SP_SWAP_TX and SP_SWAP_RX * Sheet 4 - Added 10K pull up resistors to 3.3V on SP_DEVID, CLKSEL[0] and CLKSEL[1] * Sheet 4 - Added DNP attribute on U10 * Sheet 21 - Changed U13 to SN74AUP1G07 * Sheet 21 - Changed C320 to 0.1uF							D
C	April 11, 2011 -- First release of document.							C
B								B
A	 TITLE : Revision History SIZE C DRAWING NUMBER : Version: DESIGNER : LAST MODIFIED DATE : SHEET							A
	1	2	3	4	5	6	7	