

## F0110

Dual Path Ultra-Low Noise Amplifier 1500MHz to 2300MHz

The F0110 is a dual-path 1500MHz to 2300MHz high gain/ultra-low noise amplifier used in receiver applications.

The F0110 LNA is operated as a *balanced amplifier* where the inputs and outputs are combined using external 90° couplers and provides 18dB of gain with 0.5dB noise figure and 39dBm OIP3 performance. The device uses a single 5V supply and 110mA typical of total  $I_{CC}$ .

The F0110 is packaged in a 4 × 4 mm, 16-VFQFPN with 50Ω single-ended RF input and output impedances for ease of integration into the signal path.

### Competitive Advantage

- Ultra-low noise performance of 0.5dB over wide bandwidths improves receiver sensitivity
- High gain and linearity

### Features

- RF range: 1500MHz to 2300MHz
  - F0109: 650MHz to 1000MHz
  - F0111: 2500MHz to 2700MHz
- 18dB typical gain at 1950MHz
- 0.5dB typical NF at 1950MHz
- +39dBm typical OIP3 at 1950MHz
- 50Ω single-ended input/output impedances
- +5V power supply
- $I_{CC}$  = 55mA per channel
- Independent channel standby modes for power savings
- 1.8V logic standby control
- Operating temperature (TEP) range: -40°C to +105°C
- 4 × 4 mm, 16-VFQFPN package

### Applications

- 3G, 4G, 5G wireless infrastructure
- Public safety infrastructure
- General-purpose RF




Figure 1. Block Diagram

## Contents

<b>1. Pin Information</b> .....	<b>4</b>
1.1 Pin Assignments .....	4
1.2 Pin Descriptions.....	4
<b>2. Specifications</b> .....	<b>5</b>
2.1 Absolute Maximum Ratings.....	5
2.2 Recommended Operating Conditions .....	5
2.3 Electrical Specifications .....	6
2.3.1. General.....	6
2.3.2. RF (Balanced Configuration, 1.5GHz to 2.3GHz) Performance .....	6
2.4 Thermal Characteristics.....	7
<b>3. Typical Operating Conditions (TOC)</b> .....	<b>7</b>
3.1 Typical Performance Characteristics.....	8
<b>4. Functional Description</b> .....	<b>9</b>
4.1 Programming .....	9
4.2 STBY Mode Programming.....	9
<b>5. Evaluation Kit Information</b> .....	<b>10</b>
5.1 Picture.....	10
5.2 Evaluation Kit Schematic.....	11
5.3 Evaluation Kit Operation .....	12
5.3.1. Power Supply Setup.....	12
5.3.2. Power-On Procedure .....	12
5.3.3. Power-Off Procedure .....	12
<b>6. Application Information</b> .....	<b>13</b>
6.1 Power Supplies.....	13
6.2 Startup Condition.....	13
<b>7. Package Outline Drawings</b> .....	<b>13</b>
<b>8. Ordering Information</b> .....	<b>13</b>
<b>9. Marking Diagram</b> .....	<b>14</b>
<b>10. Revision History</b> .....	<b>14</b>

## Figures


Figure 1. Block Diagram .....	1
Figure 2. Gain .....	8
Figure 3. STBY Mode Gain.....	8
Figure 4. Reverse Isolation.....	8
Figure 5. Input Return Loss .....	8
Figure 6. Output Return Loss .....	8
Figure 7. Noise Figure .....	8
Figure 8. DC Current (I <sub>cc</sub> ) Vs Frequency .....	9
Figure 9. OP1dB .....	9
Figure 10. K Factor .....	9
Figure 11: OIP3 .....	9
Figure 12. Top View.....	10
Figure 13. Bottom View .....	10
Figure 14. Electrical Schematic .....	11

## List of Tables

Table 1. STBY Mode Truth Table .....	9
Table 2. Bill of Material (BOM).....	12
Table 3. Pin1 Orientation in Tape and Reel Packaging .....	13

# 1. Pin Information

## 1.1 Pin Assignments



**4 x 4 x 0.75 mm 16-VFQFPN Package  
Top View**

## 1.2 Pin Descriptions

Pin Number	Pin Name	Description
1	RFIN1	Path 1 RF input. Must use external DC block. DC block is also a tuning element and must be close to the pin for best RF performance.
4	RFIN2	Path 2 RF input. Must use external DC block. DC block is also a tuning element and must be close to the pin for best RF performance.
2, 3, 5, 8, 10, 11, 13, 16	NC	No internal connection. These pins can either be left unconnected, or be connected to ground (highly recommended). Use a via as close to the pin as possible if grounded.
6	STBY2	Standby pin for path 2. With Logic LOW applied to this pin (or if the pin is left unconnected), the amplifier on path 2 is powered ON. With Logic HIGH applied to this pin, the path 2 amplifier is powered OFF and the path is in Standby mode. Pin is 1.8V logic compatible.
7	BIAS2	Path 2 voltage control.
9	RFOUT2	Path 2 RF output internally matched to 50Ω. An external pull-up inductor to a common $V_{CC}$ is required to bias the amplifier. Must use an external DC block after the pull-up inductor. DC block is also a tuning element and must be close to the pin for best RF performance.
12	RFOUT1	Path 1 RF output internally matched to 50Ω. An external pull-up inductor to a common $V_{CC}$ is required to bias the amplifier. Must use an external DC block after the pull-up inductor. DC block is also a tuning element and must be up close to the pin for best RF performance.
14	BIAS1	Path 1 voltage control.
15	STBY1	Standby pin for path 1. With Logic LOW applied to this pin (or if the pin is left unconnected), the amplifier on path 1 is powered ON. With Logic HIGH applied to this pin, the path 1 amplifier is powered OFF and the path is in Standby mode. Pin is 1.8V logic compatible.
-	EPAD	Exposed paddle. Internally connected to ground. Solder this exposed paddle to a Printed Circuit Board (PCB) pad that uses multiple ground vias to provide heat transfer out of the device into the PCB ground planes. These multiple ground vias are also required to achieve the specified RF performance.

## 2. Specifications

### 2.1 Absolute Maximum Ratings

The absolute maximum ratings are stress ratings only. Stresses greater than those listed below can cause permanent damage to the device. Functional operation of the F0110 at absolute maximum ratings is not implied. Exposure to absolute maximum rating conditions can affect device reliability.

Parameter	Symbol	Minimum	Maximum	Unit
V <sub>CC</sub> to GND	V <sub>CC</sub>	-0.3	+ 6.0	V
STBY1, STBY2	V <sub>CTL</sub>	-0.3	+5.25	V
RFIN1, RFIN2 externally applied DC voltage	V <sub>RFIN</sub>	- 0.3	+ 0.3	V
RFOUT1, RFOUT2 externally applied DC voltage	V <sub>RFOUT</sub>	- 0.3	+ 6.0	V
<b>ON STATE:</b> RF CW Input Power (RFIN1, RFIN2) applied for 2 hours max. V <sub>CC</sub> = 5V, T <sub>EP</sub> = 105°C, input / output VSWR < 2:1 based on a 50Ω system. [a]	P <sub>MAX_IN_ON</sub>		22	dBm
<b>OFF STATE:</b> RF CW Input Power (RFIN1, RFIN2) applied for 2 hours max. V <sub>CC</sub> = 5V, T <sub>EP</sub> = 105°C, input / output VSWR < 2:1 based on a 50Ω system. [a]	P <sub>MAX_IN_OFF</sub>		22	dBm
Storage Temperature Range	T <sub>STOR</sub>	-65	+150	°C
Lead Temperature (soldering, 10s)	T <sub>LEAD</sub>		+260	°C
Electrostatic Discharge – HBM (JEDEC/ESDA JS-001-2012)	V <sub>ESDHBM</sub>		500	V
Electrostatic Discharge – CDM (JEDEC 22-C101F)	V <sub>ESDCDM</sub>		500	V

[a] Exposure to these maximum RF levels can result in significantly higher I<sub>CC</sub> current draw due to overdriving the amplifier stages.

### 2.2 Recommended Operating Conditions

Parameter	Symbol	Condition	Minimum	Typical	Maximum	Unit
Power Supply Voltage [a]	V <sub>CC</sub>		4.75		5.25	V
Operating Temperature Range	T <sub>EP</sub>	Exposed paddle	-40		+105	°C
Junction Temperature	T <sub>J</sub>				+160	°C
RF Frequency Range	F <sub>RF</sub>		1500		2300	MHz
Maximum Operating RF Input Power to RFIN1, RFIN2 [b]	P <sub>MAX</sub>				+5	dBm
RF Source Impedances	Z <sub>RFI</sub>	Single-ended		50		Ω
RF Load Impedances	Z <sub>RFO</sub>	Single-ended		50		Ω

[a] Functional voltage operating range. Device is designed to function with any supply voltage ≥ 4.75V, although performance may be degraded when operated outside the recommended voltage range.

[b] CW power over operating temperature, operating voltage and operating frequency range. Input / output VSWR < 2:1.

## 2.3 Electrical Specifications

### 2.3.1. General

See the F0110 Typical Application Circuit. Specifications apply when operated as a dual RX LNA with  $V_{CC} = +5.0V$ ,  $f_{RF} = 1950MHz$ ,  $T_{EP} = +25^{\circ}C$ ,  $STBY1 = STBY2 = Logic\ LOW$ ,  $Z_S = Z_L = 50\Omega$ ,  $P_{OUT} = +5dBm/ton$ e for two-tone parameters, two-tone spacing = 1MHz, Evaluation Board (EVKit) traces and connectors are de-embedded, unless otherwise stated.

Parameter	Symbol	Condition	Minimum	Typical	Maximum	Unit
Logic Input High Threshold	$V_{IH}$		<b>1.17</b> [a]		Lower of ( $V_{CC}$ , 5.25)	V
Logic Input Low Threshold	$V_{IL}$		-0.3		<b>0.63</b>	V
Logic Current High Threshold	$I_{IH}$		5		250	$\mu A$
Logic Current Low Threshold	$I_{IL}$		<b>-20</b>		50	$\mu A$
Quiescent Current	$I_{CC\_Q}$	Single path		55	<b>80</b>	mA
		Both paths		110	<b>160</b>	mA
Standby Current	$I_{CC\_STBY}$	STBY1 = STBY2 = HIGH		5	<b>15</b>	mA
Standby Switching Time	$T_{ON}$	50% STBY control to within 0.1dB of the on-state final gain value and 1 degree of final phase value		970		ns
	$T_{OFF}$	50% STBY control to $I_{CC} < 10mA$		420		ns

[a] Specifications in the minimum/maximum columns that are shown in **bold italics** are guaranteed by test. Specifications in these columns that are not shown in bold italics are guaranteed by design characterization.

### 2.3.2. RF (Balanced Configuration, 1.5GHz to 2.3GHz) Performance

See the F0110 Typical Application Circuit. Specifications apply when operated as a **dual RX LNA** with  $V_{CC} = +5.0V$ ,  $f_{RF} = 1950MHz$ ,  $T_{EP} = +25^{\circ}C$ ,  $STBY1 = STBY2 = Logic\ LOW$ ,  $Z_S = Z_L = 50\Omega$ ,  $P_{OUT} = +5dBm/ton$ e for two-tone parameters, two-tone spacing = 1MHz, Evaluation Board (EVKit) traces and connectors are de-embedded, unless otherwise stated.

Parameter	Symbol	Condition	Minimum	Typical	Maximum	Unit
RF Input Return Loss	$RL_{IN}$			25		dB
RF Output Return Loss	$RL_{OUT}$			30		dB
Gain	G		<b>16</b>	18	<b>20.5</b>	dB
Gain Flatness	G	Freq = 1700MHz – 2000MHz. Flatness referenced to Gain at band center		-1.6/+2.0		dB
Gain Variation over Temperature	G	$T_{EPAD} = -40^{\circ}C$ to $105^{\circ}C$		$\pm 0.5$		dB
Reverse Isolation	ISO			27		dB
STBY Mode Gain	G			-22		dB
Noise Figure	NF	Freq = 1950MHz, De-embedded to the input pin of the Hybrid Coupler		0.5	0.7	dB
Output IP3	OIP3	$P_{OUT} = 5dBm/ton$ e, $\Delta f = 1MHz$	36	39		dBm
Output P1dB	OP1dB		19	22		dBm
Stability	K	K-Factor $V_{CC} = 4.75V - 5.25V$ $T_{EP} = -40^{\circ}C - 105^{\circ}C$ $f_{RF} = 10MHz - 20GHz$	1			

[a] Specifications in the minimum/maximum columns that are shown in bold italics are guaranteed by test. Specifications in these columns that are not shown in bold italics are guaranteed by design characterization using external matching BOM optimizing for 1.7GHz to 2.0GHz.

## 2.4 Thermal Characteristics

Parameter	Symbol	Value	Unit
Junction to Ambient Thermal Resistance.	$\theta_{JA}$	95.6	°C/W
Junction to Case Thermal Resistance. (Case is defined as the exposed paddle)	$\theta_{JC-BOT}$	23.6	°C/W
Moisture Sensitivity Rating (Per J-STD-020)		MSL 1	

## 3. Typical Operating Conditions (TOC)

Unless otherwise noted, for the TOC graphs on the following pages, the following conditions apply:

- $V_{CC} = 5.0V$
- STBY = LOW
- $f_{RF} = 1950MHz$
- $Z_L = Z_S = 50\Omega$  Single Ended
- $P_{OUT} = +5dBm$  / Tone (Two-tone parameters)
- 1MHz Tone Spacing
- All temperatures are referenced to the exposed paddle
- Evaluation Kit traces and connector losses are de-embedded

### 3.1 Typical Performance Characteristics




Figure 2. Gain




Figure 3. STBY Mode Gain




Figure 4. Reverse Isolation




Figure 5. Input Return Loss




Figure 6. Output Return Loss




Figure 7. Noise Figure




Figure 8. DC Current ( $I_{cc}$ ) Vs Frequency




Figure 9. OP1dB




Figure 10. K Factor




Figure 11: OIP3

## 4. Functional Description

### 4.1 Programming

The F0110 uses two dedicated control pins (STBY1 and STBY2) to place each respective signal path into its standby mode. The following section provides specific details on the functionality of each pin.

### 4.2 STBY Mode Programming

The F0110 allows for the independent shutdown of each signal path. Simply apply the logic shown in Table 1 below to control paths 1 and 2, respectively.

Table 1. STBY Mode Truth Table

Path	Pin	Logic	Path Power State
1	15 / STBY1	Low	Path 1 Power On
		High	Path 1 Standby
2	6 / STBY2	Low	Path 2 Power On
		High	Path 2 Standby

## 5. Evaluation Kit Information

### 5.1 Picture




Figure 12. Top View




Figure 13. Bottom View

## 5.2 Evaluation Kit Schematic




Figure 14. Electrical Schematic

Table 2. Bill of Material (BOM)

Part Reference	QTY	Description	Manufacturer Part #	Manufacturer
C1, C4	2	47pF $\pm 5\%$ , 50V, C0G Ceramic Capacitor (0402)	GRM1555C1H470J	Murata
C13, C18	2	10pF $\pm 5\%$ , 50V, C0G Ceramic Capacitor (0402)	GRM1555C1H100J	Murata
C21, C22, C11, C19	4	100pF $\pm 5\%$ , 50V, C0G Ceramic Capacitor (0402)	GRM1555C1H101J	Murata
C9, C16	2	10,000pF $\pm 10\%$ 50V Ceramic Capacitor X7R (0805)	GRM216R71H103KA	Murata
C10, C20	2	1000pF $\pm 5\%$ , 50V, C0G Ceramic Capacitor (0402)	GRM1555C1H102J	Murata
C29, C30	2	1.2pF $\pm 0.05\text{pF}$ , 50V, C0G Ceramic Capacitor (0402)	GRM1555C1H1R2W	Murata
L2, L4	2	1.2nH $\pm 5\%$ , Inductor (0402)	LQP15MN1N2B02	Murata
L7, L9	2	2nH $\pm 5\%$ , Inductor 0402	0402CT-2N0XJR	Coilcraft
R8, R15	2	51 $\Omega$ $\pm 1\%$ , 1/10W, Resistor (0402)	ERJ-2RKF51R0X	Panasonic
R4, R12	2	1.15k $\Omega$ $\pm 1\%$ , 1/10W, Resistor (0402)	ERJ-2RKF1151X	Panasonic
R2, R6, R10, R14, R21, R22	6	0 $\Omega$ Resistors (0402)	ERJ-2GE0R00X	Panasonic
R24, R25, R27, R28	4	0 $\Omega$ Resistors (0402)	ERJ-2GE0R00X	Panasonic
U4	1	Hybrid Coupler	X3C19P1-03S	Anaren
U3	1	Hybrid Coupler	C1720J5003AHF	Anaren
U1	1	F0110	Axiro	Axiro
J14, J15	2	CONN HEADER VERT DBL 3 X 2 POS GOLD		3M
J12	1	CONN HEADER VERT DBL 5 X 2 POS GOLD	961210-6404-AR	3M
J16, J17	2	CONN HEADER VERT DBL 3 X 1 POS GOLD		3M
J1, J2, J5, J6, J7	5	Edge Launch SMA (0.375 inch pitch ground, tab) (50 $\Omega$ )	142-0701-851	Emerson Johnson
	1	Printed Circuit Board (Rev B)	Axiro	Axiro
C31	1	DNP		

## 5.3 Evaluation Kit Operation

### 5.3.1 Power Supply Setup

Set up a power supply in the voltage range of 4.75V to 5.25V with the power supply output disabled. The voltage can be applied using one of the following connections:

- Directly to the J5 SMA and connecting Pins 3 and 4 together on both J14 and J15.
- Directly to Pin 3 on both J14 and J15.

### 5.3.2 Power-On Procedure

Set up the voltage supplies, and Evaluation Board as described in the Power Supply Setup section and Enable the  $V_{CC}$  supply. Make sure the correct logic voltage is applied to the STBY pins on each path as defined in Table 1.

### 5.3.3 Power-Off Procedure

Disable the  $V_{CC}$  supply.

## 6. Application Information

The F0110 has been optimized for use in high performance RF applications ranging from 1.5GHz to 2.3GHz.

### 6.1 Power Supplies

Use a common  $V_{CC}$  power supply for all pins requiring DC power. Bypass all supply pins with external capacitors to minimize noise and fast transients. Supply noise can degrade noise figure and fast transients can trigger ESD clamps and cause them to fail. Supply voltage change, or transients should have a slew rate smaller than  $1V/20\mu s$ . In addition, keep all control pins at 0V ( $\pm 0.3V$ ) while the supply voltage ramps or while it returns to zero.

### 6.2 Startup Condition

At device power-up, both channels default to the power state as determined by the logic present on the STBY1 and STBY2 pins.

## 7. Package Outline Drawings

The package outline drawings are located at the end of this document and are accessible from the Axiro website (see package links in Ordering Information). The package information is the most current data available and is subject to change without revision of this document.


## 8. Ordering Information

Part Number	Package	MSL Rating	Carrier Type	Temp. Range
F0110NBTI	4 × 4 × 0.75 mm <a href="#">16-VFQFPN</a>	1	Tray	-40° to +105°C
F0110NBTI8	4 × 4 × 0.75 mm <a href="#">16-VFQFPN</a>	1	Tape and Reel	-40° to +105°C
F0110EVB	Evaluation Board			

Table 3. Pin1 Orientation in Tape and Reel Packaging

Part Number Suffix	Pin 1 Orientation	Illustration
BTI8	Quadrant 1 (EIA-481-C)	<p>The illustration shows a carrier tape with sprocket holes on the top side. Three components are mounted in the tape. Pin 1 is the leftmost pin of each component. Red arrows below the tape indicate the user direction of feed from left to right.</p>

## 9. Marking Diagram

Top Marking Illustration	Marking	Representation
	\$	Factory Code
	Y	Last Digit of the Year
	WW	Work Week
	***	Lot Sequential Code

10.

## 11. Revision History

Revision	Date	Description
2.00	Apr 22, 2026	Updated document branding and layout to Axiro Semiconductor standard. No changes to <b>device functionality or specifications.</b>