

## F1751

## RF to IF Single Downconverting Mixer 1400MHz to 2500MHz

## GENERAL DESCRIPTION

This document describes the specifications for the AXIROF1751 Zero-Distortion™ Midband RF to IF Single Downconverting Mixer. This device is part of a series of mixers using lowside or highside LO injection options for all UTRA frequency bands. See the Part# Matrix for the detail of all devices in this series.

The F1751 single channel device is designed to operate with a single 5V supply. It is optimized for operation in a Multi-mode, Multi-carrier BaseStation Receiver over the frequency range from 1400MHz to 2500MHz using either lowside or highside LO. IF frequencies from 50MHz to 500MHz are supported. Nominally, the device offers +43dBm Output IP3 using HS LO or +37.5dBm using LS LO with 190mA of  $I_{CC}$ .

## COMPETITIVE ADVANTAGE

In typical basestation receivers, the RF to IF mixer dominates the linearity performance for the entire receive system. The Zero-Distortion™ family of mixers dramatically improve the maximum signal levels ( $IM_3$  tones) that the BTS can withstand at a desired Signal to Noise Ratio (SNR.) Zero-Distortion™ technology allows realization of either benefit. In basestation transmitters, digital pre-distortion (DPD) is employed to improve the Transmitter performance. By utilizing an ultra-linear mixer in the DPD RX path, such as the AXIROF1751, the ACLR and/or power consumption of the full Tx system can be improved significantly. This is because the F1751 can directly drive an ADC through an Anti-Alias filter. Downstream amplification is not necessary in the DPD application.

- ✓  $IP3_0$ : ↑ **9 dB**
- ✓ Dissipation: ↓ **10%**
- ✓ Allows for higher RF gain improving **Sensitivity**
- ✓ Eliminates the need for an ADC driver or IF VGA in DPD linearization path




## PART# MATRIX

| Part# | RF Range    | UTRA bands                                       | IF freq range | Typ. Gain | Injection |
|-------|-------------|--------------------------------------------------|---------------|-----------|-----------|
| F1701 | 600 - 1060  | 5,6,8,12,13,14,17,18,19,20,26                    | 70 - 300      | 11.8      | Both      |
| F1751 | 1400 - 2500 | 1,2,3,4,9,10,11,21,23,24,25,33,34,35,36,37,39,40 | 50 - 500      | 11.8      | Both      |
| F1763 | 2000 - 2900 | 7,38,40,41                                       | 50 - 500      | 11.7      | Both      |


## FEATURES

- Ideal for Multi-Carrier Systems
- Lowside or Highside LO
- 11.8dB Gain
- Ultra linear +43dBm  $IP3_0$  using HS LO or +37.5 dBm  $IP3_0$  using LS LO
- 9.7dB NF
- 200  $\Omega$  output impedance
- Wide flat-performance IF BW
- Drives ADC directly for DPD applications
- Low Power Consumption
- 5x5 20 pin package
- Standby Mode

## DEVICE BLOCK DIAGRAM



## ORDERING INFORMATION



**ABSOLUTE MAXIMUM RATINGS**

|                                                                           |                                                   |
|---------------------------------------------------------------------------|---------------------------------------------------|
| VCC to GND                                                                | -0.3V to +5.5V                                    |
| STBY                                                                      | -0.3V to (VCC + 0.3V)                             |
| IF_OUT+, IF_OUT-, RF_IN                                                   | -0.3V to (VCC + 0.3V)                             |
| LO_IN                                                                     | -0.3V to +0.3V                                    |
| IF_SET to GND, IF_BIAS to GND                                             | -0.3V to +1.2V                                    |
| RF Input Power                                                            | +20dBm                                            |
| Continuous Power Dissipation                                              | 1.3W                                              |
| $\theta_{JA}$ (Junction – Ambient)                                        | +40°C/W                                           |
| $\theta_{JC}$ (Junction – Case) The Case is defined as the exposed paddle | +3°C/W                                            |
| Operating Temperature Range (Case Temperature)                            | $T_C = -40^\circ\text{C}$ to $+105^\circ\text{C}$ |
| Maximum Junction Temperature                                              | 150°C                                             |
| Storage Temperature Range                                                 | -65°C to +150°C                                   |
| Lead Temperature (soldering, 10s)                                         | +260°C                                            |

Stresses above those listed above may cause permanent damage to the device. Functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**AXIROF1751 RECOMMENDED OPERATING CONDITIONS**

| Parameter                   | Comment                                                                                                    | Symbol            | min  | typ | max  | Units |
|-----------------------------|------------------------------------------------------------------------------------------------------------|-------------------|------|-----|------|-------|
| Supply Voltage(s)           | All V <sub>CC</sub> pins                                                                                   | V <sub>CC</sub>   | 4.75 |     | 5.25 | V     |
| Operating Temperature Range | Case Temperature                                                                                           | T <sub>CASE</sub> | -40  |     | +105 | degC  |
| RF Freq Range               | Sets LO Range                                                                                              | F <sub>RF1</sub>  | 1430 |     | 2050 | MHz   |
| Oversample RF Range         | <ul style="list-style-type: none"> <li>Measure gain at 200MHz IF</li> <li>LO = 1600MHz, 2300MHz</li> </ul> | F <sub>RF2</sub>  | 1400 |     | 2500 |       |
| LO Range                    |                                                                                                            | F <sub>LO</sub>   | 1400 |     | 2500 |       |
| IF Freq Range               |                                                                                                            | F <sub>IF</sub>   | 50   |     | 500  |       |

# AXIROF1751 SPECIFICATION

Refer to Typical Application Circuit when operated with  $V_{CC} = +5.0V$ ,  $T_C = +25^{\circ}C$ ,  $F_{RF} = 1950\text{ MHz}$ ,  $F_{IF} = 200\text{ MHz}$ ,  $F_{LO} = 1750\text{ MHz}$ ,  $P_{LO} = 0\text{ dBm}$ , output power = +1dBm per tone, STBY = GND. Transformer loss is de-embedded unless otherwise noted.

| Parameter                | Comment                                                                                                                                                                                                                   | Symbol           | min                   | typ         | max                    | units   |
|--------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|-----------------------|-------------|------------------------|---------|
| Logic Input High         | For Standby Pin                                                                                                                                                                                                           | $V_{IH}$         | <b>2</b>              |             |                        | V       |
| Logic Input Low          | For Standby Pin                                                                                                                                                                                                           | $V_{IL}$         |                       |             | <b>0.8<sup>1</sup></b> | V       |
| Logic Current            | For Standby Pin                                                                                                                                                                                                           | $I_{IH}, I_{IL}$ | <b>-1</b>             |             | <b>+1</b>              | $\mu A$ |
| Supply Current           | Total $V_{CC}$                                                                                                                                                                                                            | $I_{SUPP}$       |                       | <b>190</b>  | <b>210</b>             | mA      |
| Supply Current           | Standby Mode<br>▪ STBY = $V_{IH}$                                                                                                                                                                                         | $I_{STBY}$       |                       | <b>25</b>   | <b>30</b>              | mA      |
| LO Power                 |                                                                                                                                                                                                                           | $P_{LO}$         | <b>-3<sup>2</sup></b> |             | <b>+3</b>              | dBm     |
| Settling Time            | <ul style="list-style-type: none"> <li>Pin = -13 dBm</li> <li>Gate STBY from <math>V_{IH}</math> to <math>V_{IL}</math></li> <li>Time for IF Signal to settle to within 1 dB of final value</li> </ul>                    | $T_{SETT}$       |                       | 130         |                        | nsec    |
| Gain                     | <ul style="list-style-type: none"> <li><math>F_{RF} = 1400\text{MHz}</math></li> <li><math>F_{LO} = 1600\text{MHz}</math></li> </ul>                                                                                      | $G_{LB}$         |                       | <b>11.5</b> |                        | dB      |
|                          | <ul style="list-style-type: none"> <li><math>F_{RF} = 1950\text{MHz}</math></li> <li><math>F_{LO} = 1750\text{MHz}</math></li> </ul>                                                                                      | $G_{MB}$         | <b>10.6</b>           | <b>11.8</b> | <b>13</b>              |         |
|                          | <ul style="list-style-type: none"> <li><math>F_{RF} = 2500\text{MHz}</math></li> <li><math>F_{LO} = 2300\text{MHz}</math></li> </ul>                                                                                      | $G_{HB}$         |                       | <b>10.8</b> |                        |         |
| Noise Figure             | <ul style="list-style-type: none"> <li><math>F_{RF} = 1500\text{MHz}</math></li> <li><math>F_{LO} = 1700\text{MHz}</math></li> </ul>                                                                                      | $NF_{LB}$        |                       | 9.5         |                        | dB      |
|                          | <ul style="list-style-type: none"> <li><math>F_{RF} = 1950\text{MHz}</math></li> <li><math>F_{LO} = 1750\text{MHz}</math></li> </ul>                                                                                      | $NF_{MB}$        |                       | 9.7         |                        |         |
|                          | <ul style="list-style-type: none"> <li><math>F_{RF} = 2400\text{MHz}</math></li> <li><math>F_{LO} = 2200\text{MHz}</math></li> </ul>                                                                                      | $NF_{HB}$        |                       | 10.5        |                        |         |
| NF w/Blocker             | <ul style="list-style-type: none"> <li>+100 MHz offset blocker</li> <li><math>P_{BLKR} = +4\text{ dBm}</math></li> </ul>                                                                                                  | $NF_{BLK}$       |                       | 20          |                        | dB      |
| Output IP3               | <ul style="list-style-type: none"> <li><math>F_{RF1} = 1500\text{MHz}</math></li> <li><math>F_{LO} = 1700\text{MHz}</math></li> <li><math>P_{IN} = -10\text{dBm}</math> per tone</li> <li>5MHz Tone Separation</li> </ul> | $OIP3_{LB}$      | 32.5                  | 36.5        |                        | dBm     |
|                          | <ul style="list-style-type: none"> <li><math>F_{RF1} = 1950\text{MHz}</math></li> <li><math>F_{LO} = 1750\text{MHz}</math></li> <li><math>P_{IN} = -10\text{dBm}</math> per tone</li> <li>5MHz Tone Separation</li> </ul> | $OIP3_{MBLSLO}$  | <b>30</b>             | <b>37.5</b> |                        |         |
|                          | <ul style="list-style-type: none"> <li><math>F_{RF1} = 1950\text{MHz}</math></li> <li><math>F_{LO} = 2150\text{MHz}</math></li> <li><math>P_{IN} = -10\text{dBm}</math> per tone</li> <li>5MHz Tone Separation</li> </ul> | $OIP3_{MBHSLO}$  |                       | 41          |                        |         |
|                          | <ul style="list-style-type: none"> <li><math>F_{RF1} = 2400\text{MHz}</math></li> <li><math>F_{LO} = 2200\text{MHz}</math></li> <li><math>P_{IN} = -10\text{dBm}</math> per tone</li> <li>5MHz Tone Separation</li> </ul> | $OIP3_{HB}$      | 38                    | 44.5        |                        |         |
| 2RF – 2LO rejection      | <ul style="list-style-type: none"> <li><math>P_{RF} = -10\text{dBm}</math></li> <li>Frequency = 1850MHz</li> </ul>                                                                                                        | 2x2              |                       | -70         | -64                    | dBc     |
| 2 <sup>nd</sup> Harmonic | Pout = -3dBm                                                                                                                                                                                                              | H2               |                       | -68         | -62                    | dBc     |

**AXIROF1751 SPECIFICATION - CONTINUED**

Refer to Typical Application Circuit when operated with  $V_{CC} = +5.0V$ ,  $T_C = +25^\circ C$ ,  $F_{RF} = 1950\text{ MHz}$ ,  $F_{IF} = 200\text{ MHz}$ ,  $F_{LO} = 1750\text{ MHz}$ ,  $P_{LO} = 0\text{ dBm}$ , output power = +1dBm per tone, STBY = GND unless otherwise noted. Transformer loss is de-embedded unless otherwise noted.

| Parameter               | Comment                                                                                                                                                                                                      | Symbol            | min       | typ   | max | units    |
|-------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------|-----------|-------|-----|----------|
| IM2 Sum Product (IM2+)  | <ul style="list-style-type: none"> <li>P<sub>out</sub> = -3 dBm each tone</li> <li>F<sub>IF1</sub> = 200 MHz, F<sub>IF2</sub> = 205MHz</li> <li>IM2 Product = 405 MHz</li> </ul>                             | IM2+              |           | -62   | -56 | dBc      |
| IM2 Diff Product (IM2-) | <ul style="list-style-type: none"> <li>P<sub>out</sub> = -3 dBm each tone</li> <li>F<sub>IF1</sub> = 200 MHz, F<sub>IF2</sub> = 205MHz</li> <li>IM2 Product = 5 MHz</li> </ul>                               | IM2-              |           | -83   | -77 | dBc      |
| 1dB output compression  | Output referred                                                                                                                                                                                              | P1dB <sub>O</sub> | <b>17</b> | 20.5  |     | dBm      |
| 1dB input compression   | Input referred                                                                                                                                                                                               | P1dB <sub>I</sub> |           | 9.7   |     | dBm      |
| Gain Comp. w/blocker    | <ul style="list-style-type: none"> <li>Unmodulated blocker</li> <li>P<sub>in</sub> = +4 dBm, -100MHz offset</li> <li>Signal Pin Tone = -20dBm</li> <li>Measure <math>\Delta</math> gain of signal</li> </ul> | $\Delta G_{AC}$   |           | 0.3   | 0.5 | dB       |
| Gain Ripple             | <ul style="list-style-type: none"> <li>Fixed LO = 1650 MHz</li> <li>RF = 1700 to 2100 MHz</li> <li>IF = 50 to 450 MHz</li> </ul>                                                                             |                   |           | 1.5   | 1.9 | dB       |
| RF Input Impedance      | Single Ended                                                                                                                                                                                                 | Z <sub>RF</sub>   |           | 50    |     | $\Omega$ |
| LO port Impedance       | Single Ended                                                                                                                                                                                                 | Z <sub>LO</sub>   |           | 50    |     |          |
| IF Output Impedance     | Differential                                                                                                                                                                                                 | Z <sub>IF</sub>   |           | 200   |     |          |
| RF Input Return Loss    | Single Ended                                                                                                                                                                                                 | RF <sub>RL</sub>  | 10        | 14    |     | dB       |
| LO port Return Loss     | Single Ended                                                                                                                                                                                                 | LO <sub>RL</sub>  | 12        | 15    |     | dB       |
| IF Output Return Loss   | Differential                                                                                                                                                                                                 | IF <sub>RL</sub>  | 12        | 14    |     | dB       |
| LO to IF leakage        |                                                                                                                                                                                                              | ISO <sub>LI</sub> |           | -41.5 | -27 | dBm      |
| RF to IF leakage        | Referenced to Pin = -10dBm                                                                                                                                                                                   | ISO <sub>RI</sub> |           | -48   | -42 | dBc      |
| LO to RF leakage        |                                                                                                                                                                                                              | ISO <sub>LR</sub> |           | -50   | -35 | dBm      |

1 – Items in min/max columns in ***bold italics*** are Guaranteed by Test

2 – All other Items in min/max columns are Guaranteed by Design Characterization


**TYPICAL OPERATING CONDITIONS**

Unless otherwise noted, the following conditions apply to the Typ Ops Graphs:


- $V_{CC} = +5.0V$
- $STBY = GND$
- $T_C = +25^{\circ}C$
- $F_{RF} = 1950\text{ MHz}$
- $F_{IF} = 200\text{ MHz}$
- $F_{LO} = 1750\text{ MHz}$
- $P_{LO} = 0\text{ dBm}$ ,
- $P_{in} = -10\text{ dBm}$  per tone
- Transformer loss is de-embedded for Gain, Output P1dB and OIP3 Graphs

## TOCs [IF = 200MHz, HIGH SIDE INJECTION] Gain, OIP3 (1)


Gain vs. T<sub>CASE</sub>




Gain vs. Lo Level




Gain vs. V<sub>CC</sub>




Output IP3 vs. T<sub>CASE</sub>



Output IP3 vs. Lo Level




Output IP3 vs. V<sub>CC</sub>




## TOCs [IF = 200MHz, HIGH SIDE INJECTION] P1dBo, 2x2 (2)


### P1dBo vs. T<sub>CASE</sub>




### P1dBo vs. Lo Level




### P1dBo vs. V<sub>CC</sub>




### 2x2 Rejection vs. T<sub>CASE</sub>



### 2x2 Rejection vs. Lo Level




### 2x2 Rejection vs. V<sub>CC</sub>




## TOCs [IF = 200MHz, HIGH SIDE INJECTION] 3x3, H2 Rejection (3)


### 3x3 Rejection vs. T<sub>CASE</sub>




### 3x3 Rejection vs. Lo Level




### 3x3 Rejection vs. V<sub>CC</sub>




### H2 Rejection vs. T<sub>CASE</sub>



### H2 Rejection vs. Lo Level




### H2 Rejection vs. V<sub>CC</sub>






## TOCs [IF = 200MHz, HIGH SIDE INJECTION] Icc, LO-IF leakage [4]


### ICC vs. TCASE




### Icc vs. Lo Level




### Icc vs. Vcc




### Lo to IF leakage vs. TCASE



### Lo to IF leakage vs. Lo Level




### Lo to IF leakage vs. Vcc




## TOCs [IF = 200MHz, HIGH SIDE INJECTION] RF to IF leakage, OIP3, HD2 (5)


### RF to IF leakage vs. T<sub>CASE</sub>




### RF to IF leakage vs. Lo Level




### RF to IF leakage vs. V<sub>CC</sub>




### OIP3 vs. Input power



### HD2 vs. Input power




### OIP3 vs. Delta Frequency of two tones




## TOCs [IF = 200MHz, Low SIDE INJECTION] Gain, OIP3 (6)


Gain vs. T<sub>CASE</sub>




Gain vs. Lo Level




Gain vs. V<sub>CC</sub>




Output IP3 vs. T<sub>CASE</sub>



Output IP3 vs. Lo Level




Output IP3 vs. V<sub>CC</sub>




## TOCs [IF = 200MHz, Low SIDE INJECTION] P1dB<sub>o</sub>, 2x2 (7)


### P1dB<sub>o</sub> vs. T<sub>CASE</sub>




### P1dB<sub>o</sub> vs. Lo Level




### P1dB<sub>o</sub> vs. V<sub>CC</sub>




### 2x2 Rejection vs. T<sub>CASE</sub>



### 2x2 Rejection vs. Lo Level





### 2x2 Rejection vs. V<sub>CC</sub>




## TOCs [IF = 200MHz, Low SIDE INJECTION] 3x3, H2 Rejection [8]


### 3x3 Rejection vs. T<sub>CASE</sub>




### 3x3 Rejection vs. V<sub>CC</sub>




### H2 Rejection vs. T<sub>CASE</sub>



### H2 Rejection vs. Lo Level




### H2 Rejection vs. V<sub>CC</sub>




### 3x3 Rejection vs. Lo Level

## TOCs [IF = 200MHz, Low SIDE INJECTION] Icc, Lo to IF Leakage (9)


### ICC vs. TCASE




### Icc vs. Lo Level




### Icc vs. Vcc




### Lo to IF leakage vs. TCASE



### Lo to IF leakage vs. Lo Level




### Lo to IF leakage vs. Vcc




## TOCs [IF = 200MHz, Low SIDE INJECTION] RF to IF leakage, OIP3, H2 (10)


### RF to IF leakage vs. TCASE




### RF to IF leakage vs. Lo Level




### RF to IF leakage vs. Vcc




### OIP3 vs. Input power



### HD2 vs. Input power




### OIP3 vs. Delta Frequency of two tones




## TOCs NF, Settling Time, Return Loss (11)


Noise Figure vs. T<sub>CASE</sub>




Noise Figure with Blocker (RF: 1950MHz, Blkr: 2050MHz)




Turn on Settling




Turn off Settling



Lo port Return Loss




RF port Return Loss






## TOCs Return Loss (12)

### IF port Return Loss



PACKAGE DRAWING (NBG20)




## PIN DIAGRAM

**BLACK TEXT** is recommended external connection  
**RED TEXT** denotes internal function or connection

### TOP View

(looking through the top of the package)



**PIN DESCRIPTIONS**


| Pin | Name         | Function                                                                                                                                                                   |
|-----|--------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 1   | VCC          | Power Supply. Bypass to GND with capacitors shown in the Typical Application Circuit as close as possible to pin.                                                          |
| 2   | RF_IN        | RF Input. Internally matched to 50Ω. Do not apply DC to this pin.                                                                                                          |
| 3   | GND [RF_RTN] | RF input Balun return. Ground this pin                                                                                                                                     |
| 4   | GND          | Internally bonded to GND                                                                                                                                                   |
| 5   | GND [NC]     | No Connection. Not internally connected. OK to connect to VCC. OK to connect to GND.                                                                                       |
| 6   | VCC [NC]     | No Connection. Not internally connected. OK to connect to VCC. OK to connect to GND.                                                                                       |
| 7   | IF_BIAS      | Connect the specified resistor from this pin to ground to optimize linearity.                                                                                              |
| 8   | VCC          | Power Supply. Bypass to GND with capacitors shown in the Typical Application Circuit as close as possible to pin.                                                          |
| 9   | NC [die ID]  | This pin serves as the die ID. Leave it unconnected                                                                                                                        |
| 10  | GND          | Internally bonded to GND                                                                                                                                                   |
| 11  | LO_IN        | Local Oscillator Input. This input is internally matched to 50Ω. This pin requires an input DC-blocking capacitor                                                          |
| 12  | GND          | Internally bonded to GND                                                                                                                                                   |
| 13  | GND [LO_ADJ] | Ground this pin for best linearity performance. A resistor from this pin to GND can be used to reduce DC power consumption while slightly degrading linearity performance. |
| 14  | VCC          | Power Supply. Bypass to GND with capacitors shown in the Typical Application Circuit as close as possible to pin.                                                          |
| 15  | NC           | No Connection. Not internally connected. OK to connect to VCC. OK to connect to GND.                                                                                       |
| 16  | GND [L_EXT]  | Provisions for an external inductor. Ground this pin for normal operation.                                                                                                 |
| 17  | STBY         | Ground for normal operation. Pull high to disable                                                                                                                          |
| 18  | IF_OUT-      | Mixer Differential IF Output. Connect pullup inductor from this pin to VCC (see the Typical Application Circuit).                                                          |
| 19  | IF_OUT+      | Mixer Differential IF Output. Connect pullup inductor from this pin to VCC (see the Typical Application Circuit).                                                          |
| 20  | IF_SET       | Connect the specified resistor from this pin to ground to set the correct Icc for the IF amplifier.                                                                        |
|     | — EP         | Exposed Pad. Internally connected to GND. Connect to Ground with multiple vias for good thermal relief                                                                     |

**EVKIT / APPLICATION CIRCUIT**

## POWER SUPPLIES

All supply pins should be bypassed with external capacitors to minimize noise and fast transients. Supply noise can degrade noise figure and fast transients can trigger ESD clamps and cause them to fail. Supply voltage change or transients should have a slew rate smaller than  $1\text{V}/20\mu\text{s}$ . In addition, all control pins should remain at  $0\text{V}$  ( $\pm 0.3\text{V}$ ) while the supply voltage ramps or while it returns to zero.

## EVKIT PICTURE/LAYOUT/OPERATION



## EVKIT BOM

F1751

11/26/2013

| Item # | Value          | Size/Rev | Desc                                    | Mfr. Part #         | Mfr.            | Supplier Part #  | Supplier      | Part Reference                 | Qty |
|--------|----------------|----------|-----------------------------------------|---------------------|-----------------|------------------|---------------|--------------------------------|-----|
| 1      | 10nF           | 0402     | CAP CER 10000PF 16V 10% X7R 0402        | GRM155R71C103KA01D  | MURATA          | 490-1313-1-ND    | Digikey       | C2,3,7,9,12                    | 5   |
| 2      | 10uF           | 0603     | CAP CER 10UF 6.3V X5R 0603              | GRM188R60J106ME47D  | MURATA          | 490-3896-1-ND    | Digikey       | C4                             | 1   |
| 3      | 39pF           | 0402     | CAP CER 39PF 50V 5% C0G 0402            | GRM1555C1H390JZ010  | MURATA          | 490-1286-1-ND    | Digikey       | C8,10                          | 2   |
| 4      | 0              | 0402     | RES 0.0 OHM 1/10W 0402 SMD              | ERJ-2GE0R00X        | Panasonic       | P0.0JCT-ND       | Digikey       | R2,3,4,5,6,7,10,11,14,L5,C1,C5 | 12  |
| 5      | 1K             | 0402     | RES 1K OHM 1/10 1% 0402 SMD             | ERJ-2RKF1001X       | Panasonic       | P1.00KLCT-ND     | Digikey       | R9                             | 1   |
| 6      | 8.66K          | 0402     | RES 8.66K OHM 1/10 1% 0402 SMD          | ERJ-2RKF8661X       | Panasonic       | P8.66KLCT-ND     | Digikey       | R13                            | 1   |
| 7      | 47K            | 0402     | RES 47.0K OHM 1/16W 1% 0402 SMD         | RC0402FR-0747KL     | Yageo           | 311-47.0KLRCT-ND | Digikey       | R8                             | 1   |
| 8      | 22nH           | 0402     | 0402 Inductor 22nH LQW series           | LQW15AN22NJ00D      | MURATA          | 490-1150-1-ND    | Digikey       | L1,4                           | 2   |
| 9      | 820nH          | 0805     | 0805CS (2012) Ceramic Chip Inductor     | 0805CS-821XJLB      | COILCRAFT       | 0805CS-821XJLB   | COILCRAFT     | L2,3                           | 2   |
| 10     | Header 2Pin    | TH_2     | CONN HEADER VERT SGL 2POS GOLD          | 961102-6404-AR      | 3M              | 3M9447-ND        | Digikey       | JP1,2                          | 2   |
| 11     | SMA_END_LAUNCH | .062     | CONN SMA JACK END LAUNCH PCB (Big)      | 142-0701-851        | Emerson Johnson | 530-142-0701-851 | Mouser        | J5,6                           | 2   |
| 12     | SMA_END_LAUNCH | .062     | CONN SMA JACK END LAUNCH PCB (Small)    | 142-0711-821        | Emerson Johnson | 530-142-0711-821 | Mouser        | J2,3                           | 2   |
| 13     | 4:1 Balun      | SM-22    | 4:1 Center Tap Balun 50 OHM 3 TO 800Mhz | TC4-6TG2+           | Mini Circuits   | TC4-6TG2+        | Mini Circuits | T1                             | 1   |
| 14     | F1751          | QFN-24   | IF MIXER NBG24                          | F1751               | IDT             | F1751-012        |               | U1                             | 1   |
| 15     | PCB            | 03       | Printed Circuit Board                   | F1751 EV Kit Rev 03 |                 |                  |               |                                | 1   |
| 16     | BOM            | 01       | Bill Of Material                        |                     |                 |                  |               |                                |     |
| 17     | DNP            | 402      |                                         |                     |                 |                  |               | R1,12,15,C6,11,13,14,15,JP3    |     |
| Total  |                |          |                                         |                     |                 |                  |               |                                | 36  |

## TOP MARKINGS

| Top Marking Illustration                                                            | Marking      | Representation                                                      |
|-------------------------------------------------------------------------------------|--------------|---------------------------------------------------------------------|
|  | IDTF1751NBGI | Manufacturer Part Number                                            |
|                                                                                     | ##           | Die Version                                                         |
|                                                                                     | YYWW         | Date code, two digits for the year and two digits for the work week |
|                                                                                     | \$           | Assembly Site                                                       |
|                                                                                     | *****        | Assembly Lot Number                                                 |

## Revision History

| Revision | Date        | Description                                                                                                                 |
|----------|-------------|-----------------------------------------------------------------------------------------------------------------------------|
| 2.00     | Aug 3, 2026 | Updated document branding and layout to Axiro Semiconductor standard. No changes to device functionality or specifications. |