

F14293

3.1GHz to 4.2GHz 100Ω DIFF-In 50Ω SE-Out High-Gain, High-Linearity Driver Amplifier

The F14293 is a high-gain, high-linearity RF amplifier designed to operate within the 3.1GHz to 4.2GHz frequency range. Using a single 5V power supply, the F14293 provides 40dB of gain and 31dBm OP1dB at 3.6GHz.

The F14293 is packaged in a 4 × 4 mm, 24-VFQFPN package, with a differential 100Ω input and single-ended 50Ω output impedances for ease of integration into the signal path.

Applications

- 5G sub-6GHz massive MIMO
- Wireless infrastructure base stations
- FDD or TDD systems
- Point-to-point infrastructure
- Public safety infrastructure
- Military handhelds
- Repeaters and DAS
- General purpose RF

Features

- Frequency range: 3.1GHz to 4.2GHz
- 40dB typical gain at 3.6GHz
- 40dBm typical OIP3 at 3.6GHz
- 31dBm typical OP1dB at 3.6GHz
- 100Ω differential input and 50Ω singled-ended output impedances
- 5V power supply
- 265mA quiescent current consumption
- 1.8V logic compatible Standby Mode for power savings
- Operating temperature (T_{EPAD}) range: -40°C to +115°C
- 4.0 × 4.0 mm 24-VFQFPN package




Figure 1. Block Diagram

Contents

1. Pin Information.....	5
1.1 Pin Assignments	5
1.2 Pin Descriptions	5
2. Specifications.....	7
2.1 Absolute Maximum Ratings	7
2.2 Recommended Operating Conditions	7
2.3 Electrical Specifications	8
2.3.1 General.....	8
2.3.2 3.1GHz to 4.2GHz	9
2.4 Thermal Specifications	10
3. Typical Performance Graphs.....	11
3.1 3100MHz to 4200MHz Performance	11
4. Functional Description	14
4.1 ENABLE.....	14
5. Evaluation Board (EVB) Information	14
5.1 Evaluation Board (Front)	14
5.2 Evaluation Board (Back).....	15
5.3 Evaluation Board Schematic	16
5.4 Bill of Materials	17
6. Application Information	18
6.1 Application Circuit Schematic	18
6.2 Settling Time.....	18
7. Package Outline Drawings.....	18
8. Ordering Information.....	19
9. Revision History	19

Figures

Figure 1. Block Diagram	1
Figure 2. Pin Assignments – Top View.....	5
Figure 3. Gain	11
Figure 4. Standby Mode Gain.....	11
Figure 5. Input Return Loss	11
Figure 6. Output Return Loss	11
Figure 7. Reverse Isolation.....	12
Figure 8. CMRR.....	12
Figure 9. OIP3 (1MHz Tone Spacing)	12
Figure 10. OIP3 (100MHz Tone Spacing)	12
Figure 11. OP1dB	12
Figure 12. Noise Figure	12
Figure 13. ACLR at Pout = 13dBm	13
Figure 14. ACLR Imbalance at 13dBm.....	13
Figure 15. ACLR at Pout = 16dBm	13
Figure 16. ACLR Imbalance at Pout = 16dBm	13
Figure 17. ACLR at Pout = 18dBm	13
Figure 18. ACLR Imbalance at Pout = 18dBm	13
Figure 19. Evaluation Board (Front)	14
Figure 20. Evaluation Board (Back).....	15
Figure 21. Evaluation Board Circuit Schematic	16
Figure 22. Application Circuit Schematic.....	18

Tables

Table 1. ENABLE Truth Table 14

Table 2. Evaluation Board Bill of Material (BOM) – 3.1GHz to 4.2GHz 17

Table 3. Pin 1 Orientation in Tape and Reel Packaging 19

1. Pin Information

1.1 Pin Assignments




Figure 2. Pin Assignments – Top View

1.2 Pin Descriptions

Number	Name	Description
2, 5	GND	Internally grounded. This pin must be grounded with a via as close to the pin as possible.
1, 6, 8, 9, 10, 12, 13, 14, 16, 17, 18, 19, 21, 23	NC	Not connected inside the device. Recommend being grounded on the PCB board.
3	RFIN_P	RF input.
4	RFIN_N	RF input.
7	VCC1	Power supply. Use bypass capacitors as close to the pin as possible.
11	VCC2	Power supply. Use bypass capacitors as close to the pin as possible.
15	RF_OUT	RF output. Pull up to V_{CC} through inductor. Must use an external DC block.
20	V_BIAS2	Connect using a resistor to a common V_{CC} and use a bypass capacitor. Place network as close to the pin as possible. Proper VCC bypass capacitance is required for settling time performance. Please see application note below.
22	V_BIAS1	Connect using a resistor to a common ground and use a bypass capacitor. Place network as close to the pin as possible.
24	EN	Standby pin. With Logic LOW or no connect (NC) applied to this pin, the amplifier is powered off. With Logic HIGH applied to this pin, the part is in full operation mode. If standby functionality is not required, it is recommended that this pin be tied to logic HIGH.

Number	Name	Description
-	EPAD	Exposed Pad. Internally connected to ground. Solder this exposed pad to a PCB pad that uses multiple ground vias to provide heat transfer out of the device into the PCB ground planes. These multiple ground vias are also required to achieve the noted RF performance.

2. Specifications

2.1 Absolute Maximum Ratings

Caution: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions can adversely impact product reliability and result in failures not covered by warranty.

Parameter	Symbol	Minimum	Maximum	Unit
V_{CC1} to GND	V_{CC1}	-0.3	+6.0	V
V_{CC2} to GND	V_{CC2}	-0.3	+6.0	V
V_{BIAS1} to GND	V_{BIAS1}	-0.3	+6.0	V
V_{BIAS2} to GND	V_{BIAS2}	-0.3	+6.0	V
EN	V_{EN}	-0.3	5.25	V
RFIN externally applied DC voltage	V_{RFIN}	-0.5	+0.5	V
RFOUT externally applied DC voltage	V_{RFOUT}	-0.5	+8	V
Maximum CW Input Power applied for 24 hours. $V_{CC} = 5V$, Standby = logic HIGH: ON state. ^[1]	$P_{MAX_IN_ON}$	-	6	dBm
Junction Temperature	T_{JMAX}	-	175	°C
Storage Temperature Range	T_{st}	-65	150	°C
Lead Temperature (soldering, 10s)	-	-	260	°C
Electrostatic Discharge – HBM (JEDEC/ESDA JS-001-2012)	V_{ESDHBM}	-	1500	V
Electrostatic Discharge – CDM (JEDEC 22-C101F)	V_{ESDCDM}	-	750	V

1. Exposure to these maximum RF levels can result in significantly higher I_{CC} current draw because of overdriving the amplifier stages.

2.2 Recommended Operating Conditions

Parameter	Symbol	Condition	Minimum	Typical	Maximum	Unit
Power Supply Voltage	V_{CC}	-	4.75	5	5.25	V
Operating Temperature Range	T_{EPAD}	Exposed paddle	-40	-	+115	°C
RF Frequency Range	f_{RF}	-	3.1	-	4.2	GHz
RFIN Port Impedance	Z_{RFI}	Differential	-	100	-	Ω
RFOUT Port Impedance	Z_{RFO}	Single-ended	-	50	-	Ω

2.3 Electrical Specifications

2.3.1 General

Specifications apply when operated as a TX amplifier with tuning optimized for desired band of interest, $V_{CC} = V_{CC1} = V_{CC2} = V_{BIAS1} = V_{BIAS2} = +5.0V$, $T_{EPAD} = +25^{\circ}C$, $Z_S = 100\Omega$ differential, $Z_L = 50\Omega$ single-ended, Evaluation Kit trace and connector losses are de-embedded, unless otherwise stated.

Parameter	Symbol	Condition	Minimum	Typical	Maximum	Unit
Logic Input High	V_{IH}	-	1.17 ^[1]	-	V_{CC}	V
Logic Input Low	V_{IL}	-	-0.3	-	0.63	V
Logic Current High	I_{LOGIC}	EN pin. $V_{EN} = 1.8V$	-	40	-	μA
Quiescent Current ^[2]	I_{CC}	-	-	265	-	mA
Power Dissipation	P_{DISS}	$V_{CC} = 4.75V$ to $5.25V$ $T_{EPAD} = -40^{\circ}C$ to $+115^{\circ}C$ $P_{out} = 18dBm$, 10% Pulsed CW	-	-	1800	mW
Standby Current	I_{CC_EN}	$V_{EN} = 0V$	-	8	-	mA
Standby Settling Time ^[3]	t_{SETTLE}	50% STBY control to RF output within 0.2dB and 1° of the on-state final value	-	1	-	μs
		50% STBY control to gain less than 5% of the on-state final gain value	-	-	1	

- Specifications in the minimum/maximum columns that are shown in **bold italics** are confirmed by test. Specifications in these columns that are not shown in bold italics are confirmed by design characterization.
- I_{CC} refers to the nominal small signal bias current.
- Standby control signal has a rise/fall time of typically 5–10 ns and logic level of 0V to 1.8V.

2.3.2 3.1GHz to 4.2GHz

Specifications apply when operated as a TX amplifier with tuning optimized for the 3.1GHz to 4.2GHz band, $V_{CC} = V_{CC1} = V_{CC2} = V_{BIAS1} = V_{BIAS2} = +5.0V$, $f_{RF} = 3.6GHz$, $T_{EPAD} = +25^{\circ}C$, $Z_S = 100\Omega$ differential, $Z_L = 50\Omega$ single-ended, Evaluation Kit trace and connector losses are de-embedded, unless otherwise stated.

Parameter	Symbol	Condition	Minimum	Typical	Maximum	Unit
Gain	G1	$f_{RF} = 3.6GHz$ $V_{CC} = 5V$ $T_{EPAD} = +25^{\circ}C$	38 ^[1]	40	-	dB
	G2	$f_{RF} = 3.1GHz$ to $4.2GHz$ $V_{CC} = 4.75V$ to $5.25V$ $T_{EPAD} = -40^{\circ}C$ to $+115^{\circ}C$	34.5	-	42	dB
Gain Flatness	G_{FLAT-1}	$f_{RF} = 3.1GHz$ to $3.9GHz$ $V_{CC} = 4.75V$ to $5.25V$ $T_{EPAD} = -40^{\circ}C$ to $+115^{\circ}C$	-	0.6	-	dB
Max minus min gain within the frequency window	G_{FLAT-2}	$f_{RF} = 2.9GHz$ to $4.2GHz$ $V_{CC} = 4.75V$ to $5.25V$ $T_{EPAD} = -40^{\circ}C$ to $+115^{\circ}C$	-	1.0	-	dB
Phase Ripple Deviation	Phase _{ripple1}	$f_{RF} = 3.1GHz$ to $3.9GHz$ $V_{CC} = 4.75V$ to $5.25V$ $T_{EPAD} = -40^{\circ}C$ to $+115^{\circ}C$	-	2	-	Deg
Largest phase deviation from linear phase within the frequency window.	Phase _{ripple3}	$f_{RF} = 2.9GHz$ to $4.4GHz$ $V_{CC} = 4.75V$ to $5.25V$ $T_{EPAD} = -40^{\circ}C$ to $+115^{\circ}C$	-	6	-	Deg
STBY Mode Gain	G_{STBY}	EN pin. $V_{EN} = 0V$, $P_{IN} \leq +5dBm$	-	-	-40	dB
Reverse Isolation	ISO _{REV}	$f_{RF} = 3.1GHz$ to $4.2GHz$ $V_{CC} = 4.75V$ to $5.25V$ $T_{EPAD} = -40^{\circ}C$ to $+115^{\circ}C$	50	-	-	dB
RF Input Return Loss	RL_{RFIN}	$f_{RF} = 3.1GHz$ to $4.2GHz$ $V_{CC} = 4.75V$ to $5.25V$ $T_{EPAD} = -40^{\circ}C$ to $+115^{\circ}C$	10	-	-	dB
RF Output Return Loss	RL_{RFOUT1}	$f_{RF} = 3.1GHz$ to $3.9GHz$ $V_{CC} = 4.75V$ to $5.25V$ $T_{EPAD} = -40^{\circ}C$ to $+115^{\circ}C$	10	-	-	dB
RF Output Return Loss	RL_{RFOUT2}	$f_{RF} = 3.1GHz$ to $4.2GHz$ $V_{CC} = 4.75V$ to $5.25V$ $T_{EPAD} = -40^{\circ}C$ to $+115^{\circ}C$	9	-	-	
Noise Figure	NF	$f_{RF} = 3.1GHz$ to $4.2GHz$ $V_{CC} = 4.75V$ to $5.25V$ $T_{EPAD} = +115^{\circ}C$	-	-	7.3	dB
Noise Figure at Cold	NF _{COLD}	$f_{RF} = 3.1GHz$ to $4.2GHz$ $V_{CC} = 4.75V$ to $5.25V$ $T_{EPAD} = -40^{\circ}C$	-	-	4.0	dB

Parameter	Symbol	Condition	Minimum	Typical	Maximum	Unit
Output Third Order Intercept Point	OIP3 ₁	$\Delta f = 1\text{MHz}$ Pout = OP1dB -10dBm $f_{\text{RF}} = 3.1\text{GHz to } 4.2\text{GHz}$ $V_{\text{CC}} = 4.75\text{V to } 5.25\text{V}$ $T_{\text{EPAD}} = -40^{\circ}\text{C to } +115^{\circ}\text{C}$	-	40	-	dBm
	OIP3 ₂	$\Delta f = 100\text{MHz}$ Pout = OP1dB -10dBm $f_{\text{RF}} = 3.1\text{GHz to } 4.2\text{GHz}$ $V_{\text{CC}} = 4.75\text{V to } 5.25\text{V}$ $T_{\text{EPAD}} = -40^{\circ}\text{C to } +115^{\circ}\text{C}$	-	36	-	dBm
Output 1dB Compression Point 100% CW	OP1dB ₁	$f_{\text{RF}} = 3.1\text{GHz to } 3.9\text{GHz}$ $V_{\text{CC}} = 4.75\text{V to } 5.25\text{V}$ $T_{\text{EPAD}} = -40^{\circ}\text{C to } +115^{\circ}\text{C}$	30	31	-	dBm
	OP1dB ₂	$f_{\text{RF}} = 3.1\text{GHz to } 4.2\text{GHz}$ $V_{\text{CC}} = 4.75\text{V to } 5.25\text{V}$ $T_{\text{EPAD}} = -40^{\circ}\text{C to } +115^{\circ}\text{C}$	29	30	-	
ACLR 20MHz E-TM1.1 signal	ACLR ₁	Pout = 18dBm $f_{\text{RF}} = 3.1\text{GHz to } 3.8\text{GHz}$ $V_{\text{CC}} = 4.75\text{V to } 5.25\text{V}$ $T_{\text{EPAD}} = +115^{\circ}\text{C}$	-	-	-45	dBc
	ACLR ₂	Pout = 18dBm $f_{\text{RF}} = 3.1\text{GHz to } 4.2\text{GHz}$ $V_{\text{CC}} = 4.75\text{V to } 5.25\text{V}$ $T_{\text{EPAD}} = +115^{\circ}\text{C}$	-	-	-42	
CMRR	CMRR	$f_{\text{RF}} = 3.1\text{GHz to } 4.2\text{GHz}$ $V_{\text{CC}} = 4.75\text{V to } 5.25\text{V}$ $T_{\text{EPAD}} = -40^{\circ}\text{C to } +115^{\circ}\text{C}$	19.5	-	-	dB
Stability	K _{factor}	$f_{\text{RF}} = 10\text{MHz to } 20\text{GHz}$ $V_{\text{CC}} = 4.75\text{V to } 5.25\text{V}$ $T_{\text{EPAD}} = -40^{\circ}\text{C to } +115^{\circ}\text{C}$	1	-	-	-

1. Specifications in the minimum/maximum columns that are shown in **bold italics** are confirmed by test. Specifications in these columns that are not shown in bold italics are confirmed by design characterization.

2.4 Thermal Specifications

Parameter	Symbol	Condition	Typical Value	Unit
Thermal Resistance	θ_{JA}	Junction to ambient	57.8	$^{\circ}\text{C/W}$
	θ_{JC}	Junction to case (case is defined as the exposed paddle)	16.2	
Moisture Sensitivity Rating (Per J-STD-020)			MSL1	-

3. Typical Performance Graphs

Unless otherwise stated the typical operating graphs were measured under the following conditions:

- $V_{CC} = 5.0V$
- $V_{EN} = \text{High}$
- $T_{EPAD} = +25^{\circ}C$
- $Z_S = 100\Omega$ differential, $Z_L = 50\Omega$ single-ended

3.1 3100MHz to 4200MHz Performance




Figure 3. Gain




Figure 4. Standby Mode Gain




Figure 5. Input Return Loss




Figure 6. Output Return Loss




Figure 7. Reverse Isolation




Figure 8. CMRR




Figure 9. OIP3 (1MHz Tone Spacing)




Figure 10. OIP3 (100MHz Tone Spacing)




Figure 11. OP1dB




Figure 12. Noise Figure




Figure 13. ACLR at Pout = 13dBm




Figure 14. ACLR Imbalance at 13dBm




Figure 15. ACLR at Pout = 16dBm




Figure 16. ACLR Imbalance at Pout = 16dBm




Figure 17. ACLR at Pout = 18dBm




Figure 18. ACLR Imbalance at Pout = 18dBm

4. Functional Description

4.1 ENABLE

The F14293 can be turned off for low current consumption. This is done by applying a logic voltage to the EN pin (pin 24) using Table 1.

Table 1. ENABLE Truth Table

EN	Condition
Logic HIGH	Full operation
Logic LOW / NC	Amplifier OFF

5. Evaluation Board (EVB) Information

5.1 Evaluation Board (Front)




Figure 19. Evaluation Board (Front)

5.2 Evaluation Board (Back)




Figure 20. Evaluation Board (Back)

5.3 Evaluation Board Schematic




Figure 21. Evaluation Board Circuit Schematic

5.4 Bill of Materials

Table 2. Evaluation Board Bill of Material (BOM) – 3.1GHz to 4.2GHz

Part Reference	Qty	Description	Manufacturer Part #	Manufacturer
C1, C2, C3, C4, C23, C24, C25	7	DNI	-	-
C5	1	1.2pF $\pm$ 0.1pF, 50V, COG Surface Mount Capacitor (0402)	GJM1555C1H1R2BB01D	Murata Electronics
C6	1	1.7pF $\pm$ 0.1pF, 50V, COG Surface Mount Capacitor (0402)	GJM1555C1H1R7BB01D	Murata Electronics
C7	1	33pF $\pm$ 5%, 25V, COG Surface Mount Capacitor (0402)	GRM1555C1E330JA01D	Murata Electronics
C8, C19, C27	3	0.1 μ F $\pm$ 10%, 50V, X7R Surface Mount Capacitor	GRM155R71H104KE14D	Murata Electronics
C9	1	470 Ω Surface Mount Resistor (0402)	ERJ-2RKF4700	Panasonic
C10, C22	2	1000pF $\pm$ 5%, 25V, COG Surface Mount Capacitor (0402)	GRM1555C1E102JA01D	Murata Electronics
C11	1	47 μ F $\pm$ 20%, 6.3V, X5R Surface Mount Capacitor	GRM188R60J476ME15D	Murata Electronics
C13	1	2.0pF $\pm$ 0.1pF, 50V, COG Surface Mount Capacitor (0402)	GJM1555C1H2R0BB01D	Murata Electronics
C14	1	8.0pF $\pm$ 0.1pF, 50V, COG Surface Mount Capacitor (0402)	GRM1555C1H8R0BA01D	Murata Electronics
C21	1	10 μ F $\pm$ 20%, 6.3V, X6S Surface Mount Capacitor (0402)	GRM155C80J106ME11D	Murata Electronics
C26	1	1 μ F $\pm$ 20%, 6.3V, X7R Surface Mount Capacitor (0402)	GRM155R70J105MA12D	Murata Electronics
J1, J2, J3, J4, J5, J8, J9, J10, J12, J13, J17	11	SMA Connector Jack, Female 50 Ohms Board Edge	142_0701_851	Cinch
J11, J14, J15, J16	4	Header 1x2	22-28-4023	Molex
J18, J19	2	DNI	-	-
L2	1	4.3nH Surface Mount Inductor (0402)	LQG15HS4N3B02D	Murata Electronics
L5	1	1.6nH Surface Mount Inductor (0402)	LQG15HS1N6B02D	Murata Electronics
R1, R2, R3, R5, R6, R11, R12	7	0 Ω Surface Mount Resistor (0402)	ERJ-2GE0R00X	Panasonic
TP1	1	Test Point Loop	5001	Keystone
U1	1	3.1GHz to 4.2GHz 100 Ω DIFF-In 50 Ω SE-Out High-Gain, High-Linearity Driver Amplifier	F14293	Axiro

6. Application Information

6.1 Application Circuit Schematic




Figure 22. Application Circuit Schematic

6.2 Settling Time

Proper voltage supply bypass capacitance is required to achieve the settling time performance. Ensure that sufficient bypass capacitance is provided on the VCC supply (Ex. 47uF for C11) and specifically that C10 and C21 on pin VBIAS2 (Pin 20) is as close to the device as possible and of sufficient capacitance (Ex. 10uF for C21)


7. Package Outline Drawings

The package outline drawings are located at the end of this document. The package information is the most current data available and is subject to change without revision of this document.

8. Ordering Information

Part Number	Package Description	MSL Rating	Carrier Type	Temperature Range
RRF14293-B00	4.0 × 4.0 mm 24-VFQFPN	1	Tray	-40°C to +115°C
RRF14293-H00	4.0 × 4.0 mm 24-VFQFPN	1	Reel	-40°C to +115°C
RTKRF14293-3P6	Evaluation Board (3.1-4.2GHz)			

Table 3. Pin 1 Orientation in Tape and Reel Packaging


Part Number Suffix	Pin 1 Orientation	Illustration
H00	Quadrant 1 (EIA-481-C)	

9. Revision History


Revision	Date	Description
2.00	Jun 25, 2026	Updated document branding and layout to Axiro Semiconductor standard. No changes to device functionality or specifications.
1.0	Jan 30, 2026	Initial Release

Package Outline Drawing


Package Code:NBG24P3
24-VFQFPN 4.0 x 4.0 x 0.75 mm Body, 0.50 mm Pitch
PSC-4313-03, Revision: 02, Date Created: Jul 20, 2023




TOP VIEW



BOTTOM VIEW



SIDE VIEW



RECOMMENDED LAND PATTERN
(PCB Top View, NSMD Design)

NOTES:

1. JEDEC compatible.
2. All dimensions are in mm and angles are in degrees.
3. Use ± 0.05 mm for the non-toleranced dimensions.
4. Numbers in () are for references only.